

## FEATURES

- 1- to 6-Cell Charging from a Variety of Input Types
  - 3.5V to 30V Input Operating Voltage Range
  - USB 2.0/3.0/3.1 (Type-C)/USB PD Input Current Support
  - Seamless Buck ↔ Buck-Boost ↔ Boost Transitions
  - Input Overload Protection (IDPM and VDPM Regulation)
  - Up to 16.2A/8.1A Charge Current with 128mA/64mA Resolution with 5mΩ/10mΩ Sensing Resistor
  - Up to 10A/6.35A Input Current Limit with 100mA/50mA Resolution with 5mΩ/10mΩ Sensing Resistor
- CPU Throttling, Power and Current Monitoring
  - Full nPROCHOT Profile
  - Input Current Monitoring
  - Battery Charge/Discharge Current Monitoring
  - System Power Monitoring
- Narrow Voltage DC (NVDC) Power Path Management
  - Instant-On with Depleted or No Battery
  - Battery Supplementation if Adapter is Fully Loaded
  - BATFET Ideal Diode Emulation in Supplement Mode
- Power-Up USB Port from Battery (USB OTG)
  - 3V to 28.16V Adjustable OTG Voltage with 8mV Resolution
  - Up to 12.7A/6.35A Output Current Limit with 100mA/50mA Resolution
- Programmable Switching Frequency Dithering to Improve EMI Performance
- Pass Through Mode (PTM) to Improve Efficiency
- V<sub>MIN</sub> Active Protection (VAP) Mode
- Fast Role Swap (FRS) Feature Following USB-PD Specification
- Input Current Optimizer Maximizes Power Extraction

- 430kHz, 800kHz or 1.1MHz Selectable Switching Frequency
- Configurable Pure Buck Operation for Reduced External Component Cost
- I<sup>2</sup>C Interface for Flexible System Configuration
- Input Current Limit Setting Pin (without I<sup>2</sup>C)
- Integrated ADC for Voltage/Current/Power Monitoring
- Low Battery Quiescent Current
- High Accuracy
  - ±0.4% for Charge Voltage Regulation
  - ±2% for Charge Current Regulation
  - ±2.5% for Input Current Regulation
  - ±2.5% for Input/Charge Current Monitor
  - ±3% for Power Monitor
- Safety
  - Thermal Shutdown
  - Input/System/Battery Over-Voltage Protection
  - Input/MOSFET/Inductor Over-Current Protection
- Available in a Green TQFN-4x4-32AL Package

## APPLICATIONS

Bluetooth Speakers, Drones, IP Cameras, Detachable Power Supply

Portable Internet Devices and Accessory

Industrial and Medical Equipment

## SIMPLIFIED SCHEMATIC




Figure 1. Simplified Schematic

## GENERAL DESCRIPTION

The SGM41581 is a synchronous Buck-Boost battery charge controller with NVDC power path management. It can provide high efficiency and low component count solution for 1-cell to 6-cell batteries charging applications.

The system is regulated slightly to be higher than the battery voltage, but not lower than the programmable system minimum voltage. Therefore, the system power is maintained even if the battery is completely depleted or removed. Dynamic power management (DPM) feature is also included that automatically reduces the charge current if the input current or voltage limit is reached. If the system load continues to increase after reduction of charge current down to zero, the battery enters the supplement mode and both adapter and battery power the system.

A wide range of input sources are supported for SGM41581, including traditional adapters, USB adapter and high voltage USB PD sources. The converter is configured as Buck, Boost or Buck-Boost during power-up, depending on the input source and battery conditions. The charger automatically switches among Buck, Boost and Buck-Boost without host control.

When the input source is absent, the SGM41581 can work in USB On-The-Go (OTG) mode to supply VBUS from battery. The OTG output voltage can be programmed from 3V to 28.16V with 8mV resolution. The slew rate of the output voltage transitions in OTG can be configured (by OTG current setting) to comply with the USB PD 3.0 PPS specifications and USB PD 3.1.

If there is no external load on the USB OTG port and the system is powered by battery-only, the V<sub>MIN</sub> Active Protection (VAP) feature is supported. In VAP, the V<sub>BUS</sub> voltage is charged up by the battery and the energy is stored in the input decoupling capacitors. When the system requires peak power spike, the charge stored on the input capacitor discharges to maintain the system voltage at minimum system voltage.

USB Type-C Power Delivery Fast Role Swap (FRS) allows fast power role transitions to prevent momentary power interruption to devices connected to a dock. Integrated FRS feature is provided by this device.

Switching frequency dithering helps reduce conducted EMI over the entire 150kHz to 30MHz range. Selectable dithering levels offer flexibility for various applications.

The SGM41581 supports pass through mode (PTM) that improves efficiency across the full load range. In this mode, input power is delivered directly to the system, reducing switching losses in the MOSFETs and minimizing inductor core losses for higher overall efficiency.


Adapter current, battery current and system power are monitored in SGM41581. When the system power is too high and exceeds available power from adapter and battery together, a flexibly programmed nPROCHOT pulse is asserted to inform CPU for throttle back.

## PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41581	TQFN-4x4-32AL	-40°C to +125°C	SGM41581XTSE32G/TR	SGM41581 XTSE32 XXXXX	Tape and Reel, 3000

## MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

**XXXXX**

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

## ABSOLUTE MAXIMUM RATINGS

Voltage Range (with Respect to GND)

ACN, ACP, VBUS	.....	-0.3V to 32V
ACN, ACP, VBUS (10µs)	.....	-0.3V to 36V
SRN, SRP, VSYS, nBATDRV	.....	-0.3V to 32V
SRN, SRP, VSYS, nBATDRV (25ns)	.....	-0.3V to 36V
SW1, SW2	.....	-2V to 32V
SW1, SW2 (25ns)	.....	-4V to 36V
BTST1, BTST2, HIDRV1, HIDRV2	.....	-0.3V to 38V
BTST1, BTST2, HIDRV1, HIDRV2 (25ns)	.....	-4V to 42V
LODRV1, LODRV2 (25ns)	.....	-4V to 7V
SDA, SCL, REGN, CHRG_OK, OTG/VAP/FRS, ILIM_HIZ, VDDA, CELL_BATPRESZ, LODRV1, LODRV2, nPROCHOT, CMPIN, CMPOUT	.....	-0.3V to 7V
COMP1, COMP2	.....	-0.3V to 5.5V
IADPT, IBAT, PSYS	.....	-0.3V to 3.6V

Differential Voltage Range

BTST1-SW1, BTST2-SW2, HIDRV1-SW1, HIDRV2-SW2	.....	-0.3V to 7V
SRP-SRN, ACP-ACN	.....	-0.5V to 0.5V

Package Thermal Resistance

TQFN-4x4-32AL, $\theta_{JA}$	.....	28.5°C/W
TQFN-4x4-32AL, $\theta_{JB}$	.....	8°C/W
TQFN-4x4-32AL, $\theta_{JC}$ (TOP)	.....	23.6°C/W
TQFN-4x4-32AL, $\theta_{JC}$ (BOT)	.....	1.6°C/W

Junction Temperature	.....	+150°C
Storage Temperature Range	.....	-65°C to +150°C
Lead Temperature (Soldering, 10s)	.....	+260°C

ESD Susceptibility <sup>(1)(2)</sup>

HBM	.....	±3000V
CDM	.....	±1000V

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

## RECOMMENDED OPERATING CONDITIONS

Voltage Range (with Respect to GND)

ACN, ACP, VBUS	.....	0V to 30V
SRN, SRP, VSYS	.....	0V to 27V
SW1, SW2	.....	-2V to 30V
BTST1, BTST2, HIDRV1, HIDRV2, nBATDRV	.....	0V to 36V
SDA, SCL, CHRG_OK, COMP1, COMP2, CMPIN, CMPOUT, nPROCHOT	.....	0V to 5.3V
CELL_BATPRESZ, ILIM_HIZ, LODRV1, LODRV2, VDDA, REGN	.....	0V to 6V
IADPT, IBAT, PSYS	.....	0V to 3.3V

Differential Voltage Range

BTST1-SW1, BTST2-SW2, HIDRV1-SW1, HIDRV2-SW2	.....	0V to 6V
SRP-SRN, ACP-ACN	.....	-0.5V to 0.5V

Operating Junction Temperature Range..... -40°C to +125°C

## OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## ESD SENSITIVITY CAUTION


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## PIN CONFIGURATION

(TOP VIEW)



TQFN-4x4-32AL

## PIN DESCRIPTION

PIN	NAME	TYPE <sup>(1)</sup>	FUNCTION
1	VBUS	P	Charger Input. Place an RC low pass filter on this pin ( $R = 1\Omega$ and $C \geq 0.47\mu F$ ).
2	ACN	P	Negative Terminal of the Input Current Sense Resistor. Place an RC low pass filter between this pin and the sense resistor.
3	ACP	P	Positive Terminal of the Input Current Sense Resistor. Place an RC low pass filter between this pin and the sense resistor.
4	CHRG_OK	O	Active High Open-Drain Good Power Source Status Output. Place a $10k\Omega$ resistor between this pin and pull-up rail. CHRG_OK goes high with no fault (SYS short latch off, SYSOVP, BATOC, BATOVP, ACOC, force latch off, and thermal shutdown) when VBUS voltage rises above $V_{VBUS\_CONVEN}$ or falls below $V_{ACOV}$ . CHRG_OK goes low when VBUS falls below $V_{VBUS\_CONVEN}$ or rises above $V_{ACOV}$ or when above fault occurs.
5	OTG/VAP/FRS	I	OTG, VAP or FRS Modes Enable Input (Active High). OTG mode enable: OTG_VAP_MODE bit = 1, EN_OTG bit = 1 and pull this pin to high. VAP mode enable: OTG_VAP_MODE bit = 0, and pull this pin to high. FRS mode enable: OTG_VAP_MODE bit = 1, EN_FRS bit = 1 and pull this pin to high in forward operation.
6	ILIM_HIZ	I	Input Current Limit Setting Input. Connect this pin to a resistor divider between supply and ground to set the target input current limit $I_{DPM}$ using the following equation: $V_{ILIM\_HIZ} = 1V + 40 \times I_{DPM} \times R_{AC}$ The actual input current limit is the lower setting of ILIM_HIZ pin and IIN_HOST register. The device enters HIZ mode when $V_{ILIM\_HIZ} < 0.5V$ , and exits HIZ mode when $V_{ILIM\_HIZ} > 0.9V$ .
7	VDDA	P	Internal Reference Bias. Place a $10\Omega$ resistor from REGN to this pin, and place a $1\mu F$ ceramic capacitor from this pin to ground.
8	IADPT	O	Adapter Current Monitoring Output. $V_{IADPT} = 20$ or $40 \times (V_{ACP} - V_{ACN})$ and $20V/V$ or $40V/V$ can be selected in the IADPT_GAIN bit. Place a resistor from this pin to ground according to <b>Inductance Detection through IADPT Pin</b> section. The resistor is $137k\Omega$ when $L = 2.2\mu H$ . Connect a ceramic decoupling capacitor of $100pF$ or smaller between this pin and ground. The IADPT output voltage is limited to below $3.2V$ .
9	IBAT	O	Battery Current Monitoring Output. The charge current is monitored as $V_{IBAT} = 8$ or $16 \times (V_{SRP} - V_{SRN})$ , and the discharge current is monitored as $V_{IBAT} = 8$ or $16 \times (V_{SRN} - V_{SRP})$ . $8V/V$ or $16V/V$ can be selected in the IBAT_GAIN bit. Connect a $100pF$ or less ceramic decoupling capacitor from this pin to ground. IBAT pin can be left floating if not in use and its output voltage is clamped below $3.2V$ .

## PIN DESCRIPTION (continued)

PIN	NAME	TYPE <sup>(1)</sup>	FUNCTION
10	PSYS	O	System Power Monitoring Output (Current Mode). The output current of this pin is proportional to the total power from the adapter and the battery refers to <b>High-Accuracy Power Sense Amplifier (PSYS)</b> section. The gain can be selected by I <sup>2</sup> C. Connect a resistor between this pin and ground to generate output voltage. PSYS pin can be left floating if not in use. And its output voltage is clamped below 3.2V.
11	nPROCHOT	O	Active Low Open-Drain Processor Hot Indicator Output. The adapter input current, battery discharge current and system voltage are monitored, and a pulse is asserted if any event in the nPROCHOT profile is triggered. The minimum pulse width can be configured using the PROCHOT_WIDTH[1:0] bits.
12	SDA	I/O	I <sup>2</sup> C Data Signal. Use a 10kΩ pull-up to the logic high rail.
13	SCL	I	I <sup>2</sup> C Clock Signal. Use a 10kΩ pull-up to the logic high rail.
14	CMPIN	I	Independent Comparator Input. The voltage detected on this pin is compared with an internal reference by an independent comparator, and the comparator's output is available on the CMPOUT pin. The internal reference, output polarity, and deglitch time can all be configured via the I <sup>2</sup> C host. When CMP_POL bit = 1, the internal hysteresis is determined by the resistor between CMPIN and CMPOUT. When CMP_POL bit = 0, the internal hysteresis is 100mV. If the independent comparator is not used, connect this pin to ground.
15	CMPOUT	O	Open-Drain Independent Comparator Output. Place a resistor between this pin and pull-up supply rail.
16	COMP1	I	Buck-Boost Compensation Pin 1. Refer to Table 4 for the compensation network.
17	COMP2	I	Buck-Boost Compensation Pin 2. Refer to Table 4 for the compensation network.
18	CELL_BATPRESZ	I	Battery Cell Selection Input. This pin is biased from VDDA, and sets the SYSOVP thresholds (6V for 1-cell, 11.9V for 2-cell, 19.8V for 3-cell/4-cell, 24.6V for 5-cell and 28.5V for 6-cell). When the voltage on this pin is pulled below V <sub>CELL_BATPRESZ_FALL</sub> , it indicates battery removal. The device exits LEARN mode, the charge current goes back to 0. And the MaxChargeVoltage/MinSystemVoltage register goes to default.
19	SRN	P	Negative Input of the Charge Current Sense Resistor. This pin also senses the battery voltage. Place an optional 0.1μF ceramic capacitor from this pin to GND for common-mode noise filtering. Place a 0.1μF ceramic capacitor from SRP to SRN for differential mode noise filtering.
20	SRP	P	Positive Input of the Charge Current Sense Resistor. Place an optional 0.1μF ceramic capacitor from this pin to GND for common-mode noise filtering. Place a 0.1μF ceramic capacitor from SRP to SRN for differential mode noise filtering.
21	nBATDRV	O	P-Channel BATFET Gate Driver Output. It is shorted to VSYS for turning off the BATFET and goes 11.7V below VSYS for fully on.
22	VSYS	P	System Voltage Sensing.
23	SW2	P	Boost Mode Switching Node. Connect it to the source of the Boost mode high-side N-channel MOSFET (Q4).
24	HIDRV2	O	Boost Mode High-side N-Channel MOSFET (Q4) Driver. Connect it to the gate of Q4.
25	BTST2	P	Boost Mode High-side N-Channel MOSFET (Q4) Driver Power Supply. Place a 47nF capacitor between SW2 and BTST2. It is internally connected to the boost-strap diode cathode.
26	LODRV2	O	Boost Mode Low-side N-Channel MOSFET (Q3) Driver. Connect it to the gate of Q3.
27	PGND	GND	Power Ground.
28	REGN	P	6V LDO Output. It is supplied from VBUS or VSYS and the LDO is active when VBUS voltage is above V <sub>VBUS_CONVEN</sub> . A 2.2μF or 3.3μF ceramic capacitor is recommended between this pin and PGND.
29	LODRV1	O	Buck Mode Low-side N-Channel MOSFET (Q2) Driver. Connect it to the gate of Q2.
30	BTST1	P	Buck Mode High-side N-Channel MOSFET (Q1) Driver Power Supply. Place a 47nF capacitor between SW1 and BTST1. It is internally connected to the boost-strap diode cathode.
31	HIDRV1	O	Buck Mode High-side N-Channel MOSFET (Q1) Driver. Connect it to the gate of Q1.
32	SW1	P	Buck Mode Switching Node. Connect it to the source of the Buck mode high-side N-channel MOSFET (Q1).
Exposed Pad	EP	-	Thermal Pad. It is the thermal pad to conduct heat from the device. Tie it externally to the PCB power ground plane. Thermal vias under the pad are needed to conduct the heat to the PCB power ground planes.

NOTE: 1. I = Input, O = Output, I/O = Input or Output, P = Power.

## ELECTRICAL CHARACTERISTICS

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Input Voltage Operating Range	V <sub>INPUT_OP</sub>	V <sub>VSYS</sub> ≥ 5V	3.5		30	V		
		V <sub>VSYS</sub> < 5V, T <sub>J</sub> = +25°C	4.6		30			
<b>Regulation Accuracy</b>								
<b>Max System Voltage Regulation</b>								
System Voltage Regulation	V <sub>SYSMAX RNG</sub>	Charge disabled, measured on V <sub>VSYS</sub>	1.024		27.6	V		
System Voltage Regulation Accuracy	V <sub>SYSMAX ACC</sub>	Charge disabled	MaxChargeVoltage register = 0x6270 (25.20V)		V <sub>SRN</sub> + 200mV	V		
			-1		1	%		
			MaxChargeVoltage register = 0x5208 (21.00V)		V <sub>SRN</sub> + 200mV	V		
			-1		1	%		
			MaxChargeVoltage register = 0x41A0 (16.800V)		V <sub>SRN</sub> + 200mV	V		
			-1.5		1.5	%		
			MaxChargeVoltage register = 0x3138 (12.600V)		V <sub>SRN</sub> + 200mV	V		
Minimum System Voltage Regulation Accuracy	V <sub>SYSMIN REG ACC</sub>	VBAT below MinSystemVoltage register setting	MaxChargeVoltage register = 0x20D0 (8.400V)		V <sub>SRN</sub> + 200mV	V		
			-2		2	%		
			MaxChargeVoltage register = 0x1068 (4.200V)		V <sub>SRN</sub> + 200mV	V		
			-3		3	%		
<b>Minimum System Voltage Regulation</b>								
System Voltage Regulation	V <sub>SYSMIN RNG</sub>	Measured on V <sub>VSYS</sub>	1.024		25.5	V		
Minimum System Voltage Regulation Accuracy	V <sub>SYSMIN REG ACC</sub>	VBAT below MinSystemVoltage register setting	MinSystemVoltage register = 0xB900		18.5	V		
			-2		2	%		
			MinSystemVoltage register = 0x9A00		15.4	V		
			-2		2	%		
			MinSystemVoltage register = 0x7B00		12.3	V		
			-2		2	%		
			MinSystemVoltage register = 0x5C00		9.2	V		
Overcharge Protection	V <sub>OVERCHARGE</sub>	VBAT above MaxSystemVoltage register setting	MinSystemVoltage register = 0x4200		6.6	V		
			-2		2	%		
			MinSystemVoltage register = 0x2400		3.6	V		
Overdischarge Protection	V <sub>OVERDISCHARGE</sub>	VBAT below MinSystemVoltage register setting	-1		3	%		

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Charge Voltage Regulation</b>						
Battery Voltage Regulation	V <sub>BAT_RNG</sub>		1.024		27.6	V
Battery Voltage Regulation Initial Accuracy	V <sub>BAT_REG_ACC</sub>	Charge enabled (0°C to +85°C)	MaxChargeVoltage register = 0x6270	25.2		V
			-0.5	0.5		%
			MaxChargeVoltage register = 0x5208	21		V
			-0.3	0.6		%
			MaxChargeVoltage register = 0x41A0	16.8		V
			-0.4	0.4		%
			MaxChargeVoltage register = 0x3138	12.6		V
Charge Current Regulation in Fast Charge	V <sub>IREG_CHG_RNG</sub>	V <sub>IREG_CHG</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>	-0.5	0.4		%
			MaxChargeVoltage register = 0x20D0	8.4		V
			-0.5	0.5		%
			MaxChargeVoltage register = 0x1068	4.2		V
			-1	1		%
<b>Charge Current Regulation in LDO Mode</b>						
Pre-Charge Current Clamp	I <sub>CLAMP</sub>	2-cell to 6-cell		384		mA
		1-cell, V <sub>SRN</sub> < 3V		384		mA
		1-cell, 3V < V <sub>SRN</sub> < V <sub>SYSMIN</sub>		2		A
Pre-Charge Current Regulation Accuracy with 5mΩ SRP/SRN Series Resistor	I <sub>PRECHRG_REG_ACC</sub>	VBAT below MinSystemVoltage register setting	ChargeCurrent register = 0x00C0	384		mA
			2-cell to 6-cell	-15	15	%
			ChargeCurrent register = 0x0080	256		mA
			2-cell to 6-cell	-15	15	%
SRP, SRN Leakage Current Mismatch	I <sub>LEAK_SR_P_SR_N</sub>			-5	5	µA
<b>Input Current Regulation</b>						
Input Current Regulation Differential Voltage Range	V <sub>IREG_DPM_RNG</sub>	V <sub>IREG_DPM</sub> = V <sub>ACP</sub> - V <sub>ACN</sub>	0.5		64	mV
Input Current Regulation Initial Accuracy with 5mΩ ACP/ACN Series Resistor	I <sub>DPM_REG_ACC</sub>	IIN_HOST register = 0x4E00	7600	7800	8000	mA
		IIN_HOST register = 0x3A00	5600	5800	6000	
		IIN_HOST register = 0x1C00	2600	2800	3000	
		IIN_HOST register = 0x0800	600	800	1000	

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
ACP/ACN Leakage Current Mismatch	I <sub>LEAK_ACP_ACN</sub>		-10		5	µA		
Voltage Range for Input Current Regulation (ILIM_HIZ Pin)	V <sub>IREG_DPM RNG ILIM</sub>		1.15		4	V		
Input Current Regulation Accuracy on ILIM_HIZ Pin with 5mΩ ACP/ACN Series Resistor	I <sub>DPM_REG_ACC ILIM</sub>	V <sub>ILIM_HIZ</sub> = 1V + 40 × I <sub>DPM</sub> × R <sub>AC</sub>	V <sub>ILIM_HIZ</sub> = 2.6V	7600	8000	8400		
			V <sub>ILIM_HIZ</sub> = 2.2V	5600	6000	6400		
			V <sub>ILIM_HIZ</sub> = 1.6V	2600	3000	3400		
			V <sub>ILIM_HIZ</sub> = 1.2V	600	1000	1400		
ILIM_HIZ Pin Leakage Current	I <sub>LEAK_ILIM</sub>		-1		1	µA		
<b>Input Voltage Regulation</b>								
Input Voltage Regulation Range	V <sub>IREG_DPM RNG</sub>	Voltage on VBUS	3.2		27.776	V		
Input Voltage Regulation Accuracy	V <sub>DPM_REG_ACC</sub>	InputVoltage register = 0x3C80		18688		mV		
			-3		1	%		
		InputVoltage register = 0x1E00		10880		mV		
			-3		1	%		
		InputVoltage register = 0x0500		4480		mV		
			-3		2	%		
<b>OTG Current Regulation</b>								
OTG Output Current Regulation Differential Voltage Range	V <sub>OTG_REG RNG</sub>	V <sub>OTG_REG</sub> = V <sub>ACP</sub> - V <sub>ACN</sub>	0		81.28	mV		
OTG Output Current Regulation Accuracy with 100mA LSB and 5mΩ ACP/ACN Series Resistor	I <sub>OTG_ACC</sub>	OTGCurrent register = 0x3C00	5600	6000	6400	mA		
		OTGCurrent register = 0x1E00	2600	3000	3400			
		OTGCurrent register = 0x0A00	600	1000	1400			
<b>OTG Voltage Regulation</b>								
OTG Voltage Regulation Range	V <sub>OTG_REG RNG</sub>	Voltage on VBUS	3		28.16	V		
OTG Voltage Regulation Accuracy	V <sub>OTG_REG_ACC</sub>	OTGVoltage register = 0x36B0		28		V		
			-2.5		0.5	%		
		OTGVoltage register = 0x1770		12		V		
			-2		1	%		
		OTGVoltage register = 0x09C4		5		V		
			-2		2	%		
<b>Reference and Buffer</b>								
<b>REGN Regulator</b>								
REGN Regulator Voltage (0mA to 60mA)	V <sub>REGN_REG</sub>	V <sub>VBUS</sub> = 10V	5.7	6.0	6.3	V		
REGN Voltage in Drop Out Mode	V <sub>DROPOUT</sub>	V <sub>VBUS</sub> = 5V, I <sub>LOAD</sub> = 20mA	4.5	4.75	5	V		
REGN Current Limit when Converter is Enabled	I <sub>REGN_LIM_Charging</sub>	V <sub>VBUS</sub> = 10V, force V <sub>REGN</sub> = 4V	40	70		mA		
REGN Output Capacitor Required for Stability	C <sub>REGN</sub>	I <sub>LOAD</sub> = 100µA to 50mA	2.2			µF		
VDDA Input Capacitor Required for Stability	C <sub>VDDA</sub>	I <sub>LOAD</sub> = 100µA to 50mA	1			µF		

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>Quiescent Current</b>							
System Powered by Battery, BATFET on, I <sub>SRN</sub> + I <sub>SRP</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub> + I <sub>SW1</sub> + I <sub>BTST1</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VBUS</sub> + I <sub>VSYS</sub>	I <sub>BAT_BATFET_ON</sub>	V <sub>BAT</sub> = 18V, EN_LWPWR = 1, EN_PROCHOT_LPWR = 0, in low power mode, PSYS disabled		13	18	μA	
		V <sub>BAT</sub> = 18V, EN_LWPWR = 1, EN_PROCHOT_LPWR = 1, PSYS_CONFIG[1:0] = 11, REGN off, PSYS disabled, enable low power nPROCHOT		25	35		
		V <sub>BAT</sub> = 18V, EN_LWPWR = 0, PSYS_CONFIG[1:0] = 11, REGN on, PSYS disabled, in performance mode		1300	1800		
		V <sub>BAT</sub> = 18V, EN_LWPWR = 0, PSYS_CONFIG[1:0] = 00, REGN on, PSYS enabled		1400	1900		
Input Current during PSM in Buck Mode, No Load, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST1</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	I <sub>AC_SW_LIGHT_Buck</sub>	V <sub>IN</sub> = 20V, V <sub>BAT</sub> = 12.6V, 3-cell, EN_OOA = 0, MOSFET Q <sub>G</sub> = 8nC		2.2		mA	
Input Current during PSM in Boost Mode, No Load, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST1</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	I <sub>AC_SW_LIGHT_Boost</sub>	V <sub>IN</sub> = 5V, V <sub>BAT</sub> = 8.4V, 2-cell, EN_OOA = 0, MOSFET Q <sub>G</sub> = 8nC		6.5		mA	
Input Current during PSM in Buck-Boost Mode, No Load, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST1</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	I <sub>AC_SW_LIGHT_BuckBoost</sub>	V <sub>IN</sub> = 12V, V <sub>BAT</sub> = 12V, EN_OOA = 0, MOSFET Q <sub>G</sub> = 8nC		3.2		mA	
Quiescent Current during PSM in OTG Mode, I <sub>VBUS</sub> + I <sub>ACP</sub> + I <sub>ACN</sub> + I <sub>VSYS</sub> + I <sub>SRP</sub> + I <sub>SRN</sub> + I <sub>SW1</sub> + I <sub>BTST1</sub> + I <sub>SW2</sub> + I <sub>BTST2</sub>	I <sub>OTG_STANDBY</sub>	V <sub>BAT</sub> = 8.4V, EN_OOA = 0, 800kHz switching frequency, MOSFET Q <sub>G</sub> = 8nC	V <sub>VBUS</sub> = 5V	3.5		mA	
			V <sub>VBUS</sub> = 12V	4			
			V <sub>VBUS</sub> = 20V	4.5			
Input Common Mode Range	V <sub>ACP/N_OP</sub>	Voltage on ACP/ACN		3.8	30	V	
IADPT Output Clamp Voltage	V <sub>IADPT_CLAMP</sub>			3.05	3.2	3.3	V
IADPT Output Current	I <sub>IADPT</sub>				1	mA	
Input Current Sensing Gain	A <sub>IADPT</sub>	V <sub>IADPT</sub> /V <sub>(ACP-ACN)</sub>	IADPT_GAIN = 0	20		V/V	
			IADPT_GAIN = 1	40			
Input Current Monitor Initial Accuracy	V <sub>IADPT_ACC</sub>	IADPT_GAIN = 1 (0°C to +85°C)	V <sub>(ACP-ACN)</sub> = 40.96mV,	-2	2.5	%	
			V <sub>(ACP-ACN)</sub> = 20.48mV,	-2.5	4		
			V <sub>(ACP-ACN)</sub> = 10.24mV,	-4.5	6.5		
			V <sub>(ACP-ACN)</sub> = 5.12mV	-8	12		
Maximum Capacitance on IADPT Pin	C <sub>IADPT_MAX</sub>				100	pF	
Battery Common Mode Range	V <sub>SRP/N_OP</sub>	Voltage on SRP/SRN		2.5	27.6	V	
IBAT Output Clamp Voltage	V <sub>IBAT_CLAMP</sub>			3.05	3.2	3.3	V
IBAT Output Current	I <sub>IBAT</sub>				1	mA	
Charge and Discharge Current Sensing Gain on IBAT Pin	A <sub>IBAT</sub>	V <sub>IBAT</sub> /V <sub>(SRN-SRP)</sub>	IBAT_GAIN = 0	8		V/V	
			IBAT_GAIN = 1	16			
Charge Current Monitor Initial Accuracy on IBAT Pin	V <sub>IBAT_CHG_ACC</sub>	IBAT_GAIN = 1 (0°C to +85°C)	V <sub>(SRP-SRN)</sub> = 40.96mV	-2	2.5	%	
			V <sub>(SRP-SRN)</sub> = 20.48mV	-2.5	4		
			V <sub>(SRP-SRN)</sub> = 10.24mV	-4.5	6.5		
			V <sub>(SRP-SRN)</sub> = 5.12mV	-8	12		
Maximum Capacitance on IBAT Pin	C <sub>IBAT_MAX</sub>				100	pF	

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>System Power Sense Amplifier</b>							
PSYS Output Voltage Range	V <sub>PSYS</sub>		0		3.3	V	
PSYS Output Current	I <sub>PSYS</sub>		0		160	µA	
PSYS System Gain	A <sub>PSYS</sub>	V <sub>PSYS</sub> /(P <sub>IN</sub> + P <sub>BAT</sub> ), PSYS_RATIO = 1		1		µA/W	
PSYS Gain Accuracy	V <sub>PSYS_ACC</sub>	Adapter only with system power = 19.5V/45W, PSYS_RATIO = 1, T <sub>J</sub> = -40°C to +85°C	-3		3	%	
		Battery-only with system power = 11V/44W, PSYS_RATIO = 1, T <sub>J</sub> = -40°C to +85°C	-3		3		
PSYS Clamp Voltage	V <sub>PSYS_CLAMP</sub>		2.5	3.2	3.9	V	
<b>Comparator</b>							
<b>VSYS Under-Voltage Lockout Comparator</b>							
VSYS Under-Voltage Rising Threshold	V <sub>VSYS_UVLOZ</sub>	VSYS rising	2.3	2.5	2.65	V	
VBUS Under-Voltage Falling Threshold	V <sub>VSYS_UVLO</sub>	VSYS falling, VSYS_UVP[2:0] = 000	2.2	2.4	2.55	V	
VBUS Under-Voltage Hysteresis	V <sub>VSYS_UVLO_HYST</sub>			100		mV	
<b>VBUS Under-Voltage Lockout Comparator</b>							
VBUS Under-Voltage Rising Threshold	V <sub>VBUS_UVLOZ</sub>	VBUS rising	2.15	2.4	2.65	V	
VBUS Under-Voltage Falling Threshold	V <sub>VBUS_UVLO</sub>	VBUS falling	2	2.25	2.5	V	
VBUS Under-Voltage Hysteresis	V <sub>VBUS_UVLO_HYST</sub>			150		mV	
VBUS Converter Enable Rising Threshold	V <sub>VBUS_CONVEN</sub>	VBUS rising	3.1	3.5	3.8	V	
VBUS Converter Enable Falling Threshold	V <sub>VBUS_CONVENZ</sub>	VBUS falling	2.8	3.2	3.5	V	
VBUS Converter Enable Hysteresis	V <sub>VBUS_CONVEN_HYST</sub>			300		mV	
<b>Battery Under-Voltage Lockout Comparator</b>							
VBAT Under-Voltage Rising Threshold	V <sub>VBAT_UVLOZ</sub>	V <sub>SRN</sub> rising, measured on V <sub>VSYS</sub>	2.15	2.4	2.65	V	
VBAT Under-Voltage Falling Threshold	V <sub>VBAT_UVLO</sub>	V <sub>SRN</sub> falling, measured on V <sub>VSYS</sub>	1.95	2.2	2.45	V	
VBAT Under-Voltage Hysteresis	V <sub>VBAT_UVLO_HYST</sub>			200		mV	
VBAT OTG Enable Rising Threshold	V <sub>VBAT_OTGEN</sub>	V <sub>SRN</sub> rising	3.6	3.6	3.75	V	
VBAT OTG Enable Falling Threshold	V <sub>VBAT_OTGENZ</sub>	V <sub>SRN</sub> falling	2.25	2.4	2.55	V	
VBAT OTG Enable Hysteresis	V <sub>VBAT_OTGEN_HYST</sub>			1200		mV	
<b>VBUS Under-Voltage Comparator (OTG Mode)</b>							
VBUS Under-Voltage Falling Threshold	V <sub>VBUS_OTG_UV</sub>	As percentage of OTGVoltage register		85		%	
VBUS Time Under-Voltage Deglitch	t <sub>VBUS_OTG_UV</sub>			7		ms	
<b>VBUS Over-Voltage Comparator (OTG Mode)</b>							
VBUS Over-Voltage Rising Threshold	V <sub>VBUS_OTG_OV</sub>	As percentage of OTGVoltage register		110		%	
VBUS Time Over-Voltage Deglitch	t <sub>VBUS_OTG_OV</sub>			10		ms	
<b>Pre-Charge to Fast Charge Transition</b>							
LDO Mode to Fast Charge Mode Threshold	V <sub>BAT_SYSMIN_RISE</sub>	As percentage of MinSystemVoltage register	V <sub>SRN</sub> rising	98	100	103	%
	V <sub>BAT_SYSMIN_FALL</sub>		V <sub>SRN</sub> falling		97.5		
Fast Charge Mode to LDO Mode Threshold Hysteresis	V <sub>BAT_SYSMIN_HYST</sub>	As percentage of MinSystemVoltage register		2.5		%	

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>Battery LOWV Comparator (Pre-Charge to Fast Charge Threshold for 1-Cell)</b>							
BATLOWV Falling Threshold	V <sub>BATLV_FALL</sub>	1-cell		2.67		V	
BATLOWV Rising Threshold	V <sub>BATLV_RISE</sub>			3.0		V	
BATLOWV Hysteresis	V <sub>BATLV_HYST</sub>			330		mV	
<b>Input Over-Voltage Comparator (ACOV)</b>							
VBUS Over-Voltage Rising Threshold	V <sub>ACOV_RISE</sub>	VBUS rising	30.6	31.4	32	V	
VBUS Over-Voltage Falling Threshold	V <sub>ACOV_FALL</sub>	VBUS falling	29.2	30.2	31.2	V	
VBUS Over-Voltage Hysteresis	V <sub>ACOV_HYST</sub>			1.2		V	
VBUS Deglitch Over-Voltage Rising	t <sub>ACOV_RISE_DEG</sub>	VBUS converter rising to stop converter		100		μs	
VBUS Deglitch Over-Voltage Falling	t <sub>ACOV_FALL_DEG</sub>	VBUS converter falling to start converter		1		ms	
<b>Input Over-Current Comparator (ACOC)</b>							
ACP to ACN Rising Threshold, w.r.t. ILIM2 in ILIM2_VTH[4:0] Bits	V <sub>ACOC</sub>	Voltage across input sense resistor rising, ACOC_VTH = 1	180	200	220	%	
Measure between ACP and ACN	V <sub>ACOC_FLOOR</sub>	Set IDPM to minimum	45	50	55	mV	
Measure between ACP and ACN	V <sub>ACOC_CEILING</sub>	Set IDPM to maximum	173.5	178.5	183.5	mV	
Rising Deglitch Time	t <sub>ACOC_DEG_RISE</sub>	Deglitch time to trigger ACOC		250		μs	
Relax Time	t <sub>ACOC_RELAX</sub>	Relax time before converter starts again		250		ms	
<b>System Over-Voltage Comparator (SYSOVP)</b>							
System Over-Voltage Rising Threshold to Turn Off Converter	V <sub>SYSOVP_RISE</sub>	1-cell	5.8	6.0	6.2	V	
		2-cell	11.6	11.9	12.2		
		3-cell, 4-cell	19.3	19.8	20.3		
		5-cell	24	24.6	25.2		
		6-cell	27.9	28.5	29.1		
System Over-Voltage Falling Threshold	V <sub>SYSOVP_FALL</sub>	1-cell		5.5		V	
		2-cell		11.6			
		3-cell, 4-cell		19.5			
		5-cell		24.2			
		6-cell		28			
Discharge Current when SYSOVP Stop Switching is Triggered	I <sub>SYSOVP</sub>	On VSYS pin		30		mA	
<b>BAT Over-Voltage Comparator (BATOVP)</b>							
Over-Voltage Rising Threshold	V <sub>BATOVP_RISE</sub>	As percentage of V <sub>BAT_REG</sub> in MaxChargeVoltage register initial accuracy	1-cell	101	104	108	%
			2-cell	102	104	106.5	
			3-cell	102	104	106	
			4-cell	102	104	106	
			5-cell	102.5	104	105.5	
			6-cell	102.5	104	105.5	
Over-Voltage Falling Threshold	V <sub>BATOVP_FALL</sub>	As percentage of V <sub>BAT_REG</sub> in MaxChargeVoltage register initial accuracy	1-cell	99	102	105	%
			2-cell	100	102	104	
			3-cell	100.5	102	103.5	
			4-cell	100.5	102	103.5	
			5-cell	100.5	102	103.5	
			6-cell	100.5	102	103.5	

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Over-Voltage Hysteresis	V <sub>BATOVP_HYST</sub>	As percentage of V <sub>BAT_REG</sub> in MaxChargeVoltage register initial accuracy, 1-cell to 6-cell		2		%
Discharge Current during BATOVP	I <sub>BATOVP</sub>	On VSYS pin		30		mA
Over-Voltage Rising Deglitch to Turn Off BATDRV to Disable Charge	t <sub>BATOVP_RISE</sub>			20		ms
<b>Converter Over-Current Comparator (Q2)</b>						
Converter Over-Current Limit	V <sub>OCP_limit_Q2</sub>	Q2_OCP = 1		150		mV
		Q2_OCP = 0		230		
System Short	V <sub>OCP_limit_SYS_SHORT_Q2</sub>	Q2_OCP = 1		50		mV
		Q2_OCP = 0		65		
<b>Converter Over-Current Comparator (ACX)</b>						
Converter Over-Current Limit	V <sub>OCP_limit_ACX</sub>	ACX_OCP = 1, RSNS_RAC = 0		150		mV
		ACX_OCP = 1, RSNS_RAC = 1		100		
		ACX_OCP = 0, RSNS_RAC = 0		280		
		ACX_OCP = 0, RSNS_RAC = 1		200		
System Short	V <sub>OCP_limit_SYS_SHORT_ACX</sub>	ACX_OCP = 1, RSNS_RAC = 0		90		mV
		ACX_OCP = 1, RSNS_RAC = 1		60		
		ACX_OCP = 0, RSNS_RAC = 0		150		
		ACX_OCP = 0, RSNS_RAC = 1		120		
<b>Thermal Shutdown Comparator</b>						
Thermal Shutdown Rising Temperature	T <sub>SHUT_RISE</sub>	Temperature increasing		155		°C
Thermal Shutdown Falling Temperature	T <sub>SHUT_FALL</sub>	Temperature reducing		135		°C
Thermal Shutdown Hysteresis	T <sub>SHUT_HYS</sub>			20		°C
Thermal Deglitch Shutdown Rising	T <sub>SHUT_RDEG</sub>			100		μs
Thermal Deglitch Shutdown Falling	T <sub>SHUT_FHYS</sub>			12		ms
<b>ICRIT PROCHOT Comparator</b>						
Input Current Rising Threshold for Throttling as 10% above ILIM2 (ILIM2_VTH[4:0] Bits)	I <sub>ICRIT_PRO</sub>	Only when ILIM2 setting is higher than 2A	104	110	120	%
<b>INOM PROCHOT Comparator</b>						
INOM Rising Threshold as 10% above IIN (IIN_HOST Register)	I <sub>INOM_PRO</sub>		104	110	120	%
<b>IDCHG PROCHOT Comparator</b>						
IDCHG Threshold for Throttling CPU	I <sub>IDCHG_TH1</sub>	IDCHG_VTH[5:0] = 01 0000, with 5mΩ R <sub>SR</sub> current sensing resistor		16.384		A
			95		104.5	%
IDCHG Threshold1 Deglitch Time	I <sub>IDCHG_DEG1</sub>	IDCHG_DEG[1:0] = 01		1.25		s
IDCHG Threshold2 for Throttling for IDSCHG of 6A	I <sub>IDCHG_TH2</sub>	IDCHG_VTH[5:0] = 01 0000, IDCHG_TH2[2:0] = 001, with 5mΩ R <sub>SR</sub> current sensing resistor		24.576		A
			95		103	%
IDCHG Threshold2 Deglitch Time	I <sub>IDCHG_DEG2</sub>	IDCHG_DEG2[1:0] = 01		1.6		ms
<b>Independent Comparator</b>						
Independent Comparator Threshold	V <sub>INDEP_CMP</sub>	CMP_REF = 1, CMPIN falling	1.16	1.2	1.22	V
		CMP_REF = 0, CMPIN falling	2.23	2.3	2.33	
Independent Comparator Hysteresis	V <sub>INDEP_CMP_HYS</sub>	CMP_POL = 0, CMPIN falling		100		mV

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Power MOSFET Driver</b>						
<b>PWM Oscillator and Ramp</b>						
PWM Switching Frequency	f <sub>SW</sub>	PWM_FREQ = x, PWM_FREQ2 = 1	950	1100	1300	kHz
		PWM_FREQ = 0, PWM_FREQ2 = 0	700	800	900	
		PWM_FREQ = 1, PWM_FREQ2 = 0	380	430	480	
<b>BATFET Gate Driver (BATDRV)</b>						
Gate Drive Voltage on BATFET	V <sub>BATDRV_ON</sub>		11.2	11.7	12.2	V
Drain-Source Voltage on BATFET during Ideal Diode Operation	V <sub>BATDRV_DIODE</sub>			27		mV
Measured by Sourcing 10µA Current to BATDRV	R <sub>BATDRV_ON</sub>		4.4	5.9	7.4	kΩ
Measured by Sinking 10µA Current from BATDRV	R <sub>BATDRV_OFF</sub>			1.2	1.8	kΩ
<b>PWM High-side Driver (HIDRV Q1)</b>						
High-side Driver (HSD) Turn-On Resistance	R <sub>DS_HI_ON_Q1</sub>	V <sub>REGN</sub> = 6V		5.2		Ω
High-side Driver Turn-Off Resistance	R <sub>DS_HI_OFF_Q1</sub>	V <sub>REGN</sub> = 6V		0.32	0.5	Ω
Bootstrap Refresh Comparator Falling Threshold Voltage	V <sub>BTST1_REFRESH</sub>	V <sub>BTST1</sub> - V <sub>SW1</sub> when low-side refresh pulse is requested	2.25	2.75	3.25	V
<b>PWM High-side Driver (HIDRV Q4)</b>						
High-side Driver (HSD) Turn-On Resistance	R <sub>DS_HI_ON_Q4</sub>	V <sub>REGN</sub> = 6V		5.2		Ω
High-side Driver Turn-Off Resistance	R <sub>DS_HI_OFF_Q4</sub>	V <sub>REGN</sub> = 6V		0.32	0.5	Ω
Bootstrap Refresh Comparator Falling Threshold Voltage	V <sub>BTST2_REFRESH</sub>	V <sub>BTST2</sub> - V <sub>SW2</sub> when low-side refresh pulse is requested	2.25	2.75	3.25	V
<b>PWM Low-side Driver (LODRV Q2)</b>						
Low-side Driver (LSD) Turn-On Resistance	R <sub>DS_LO_ON_Q2</sub>	V <sub>REGN</sub> = 6V		13		Ω
Low-side Driver Turn-Off Resistance	R <sub>DS_LO_OFF_Q2</sub>	V <sub>REGN</sub> = 6V		0.32	0.5	Ω
<b>PWM Low-side Driver (LODRV Q3)</b>						
Low-side Driver (LSD) Turn-On Resistance	R <sub>DS_LO_ON_Q3</sub>	V <sub>REGN</sub> = 6V		13		Ω
Low-side Driver Turn-Off Resistance	R <sub>DS_LO_OFF_Q3</sub>	V <sub>REGN</sub> = 6V		0.32	0.5	Ω
<b>Internal Soft-Start during Charge Enable</b>						
Soft-Start Step Size	SSSTEP_DAC			64		mA
Soft-Start Step Time	t <sub>SSSTEP_DAC</sub>			8		µs
<b>Integrated BTST Diode (D1)</b>						
Forward Bias Voltage	V <sub>F_D1</sub>	I <sub>F</sub> = 20mA at +25°C, LODRV1 turn on		0.8		V
<b>Integrated BTST Diode (D2)</b>						
Forward Bias Voltage	V <sub>F_D2</sub>	I <sub>F</sub> = 20mA at +25°C, LODRV2 turn on		0.8		V
<b>Interface</b>						
<b>Logic Input (SDA, SCL and OTG/VAP/FRS)</b>						
Input Low Threshold	V <sub>IN_LO</sub>	I <sup>2</sup> C			0.4	V
Input High Threshold	V <sub>IN_HI</sub>	I <sup>2</sup> C	1.1			V
<b>Logic Output Open-Drain (SDA, CHRG_OK, CMPOUT and nPROCHOT)</b>						
Output Saturation Voltage	V <sub>OUT_LO</sub>	5mA drain current			0.4	V
Leakage Current	I <sub>OUT_LEAK</sub>	Connected to 7V	-1		1	µA

## ELECTRICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = -40°C to +125°C, typical values are measured at T<sub>J</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Analog Input (ILIM_HIZ)</b>						
Voltage to Get out of HIZ Mode	V <sub>HIZ_HIGH</sub>	ILIM_HIZ pin rising	0.9			V
Voltage to Enable HIZ Mode	V <sub>HIZ_LOW</sub>	ILIM_HIZ pin falling			0.5	V
<b>Analog Input (CELL_BATPRESZ)</b>						
6-Cell Configuration	V <sub>CELL_6S</sub>	As percentage of VDDA	84.5	86	87.5	%
5-Cell Configuration	V <sub>CELL_5S</sub>	As percentage of VDDA	92	100		%
4-Cell Configuration	V <sub>CELL_4S</sub>	As percentage of VDDA	68	75	81	%
3-Cell Configuration	V <sub>CELL_3S</sub>	As percentage of VDDA	52	55	62	%
2-Cell Configuration	V <sub>CELL_2S</sub>	As percentage of VDDA	35	40	45	%
1-Cell Configuration	V <sub>CELL_1S</sub>	As percentage of VDDA	20	25	30	%
Battery is Present	V <sub>CELL_BATPRESZ_RISE</sub>	CELL_BATPRESZ rising	18.5			%
Battery is Removed	V <sub>CELL_BATPRESZ_FALL</sub>	CELL_BATPRESZ falling			15.	%


## TIMING REQUIREMENTS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>I<sup>2</sup>C Timing Characteristics</b>						
SCLK/SDATA Rise Time	t <sub>R</sub>				300	ns
SCLK/SDATA Fall Time	t <sub>F</sub>				300	ns
SCLK Pulse Width High	t <sub>W(H)</sub>		0.6		50	μs
SCLK Pulse Width Low	t <sub>W(L)</sub>		1.3			μs
Setup Time for START Condition	t <sub>SU(STA)</sub>		0.6			μs
START Condition Hold Time after which First Clock Pulse is Generated	t <sub>H(STA)</sub>		0.6			μs
Data Setup Time	t <sub>SU(DAT)</sub>		100			ns
Data Hold Time	t <sub>H(DAT)</sub>		300			ns
Setup Time for STOP Condition	t <sub>SU(STOP)</sub>		0.6			μs
Bus Free Time between START and STOP Condition	t <sub>BUF</sub>		1.3			μs
Clock Frequency	f <sub>SCL</sub>		10		400	kHz
<b>Host Communication Failure</b>						
I <sup>2</sup> C Release Timeout <sup>(1)</sup>	t <sub>TIMEOUT</sub>		25		35	ms
Deglitch for Watchdog Reset Signal	t <sub>BOOT</sub>		10			ms
Watchdog Timeout Period	t <sub>WDI</sub>	WDTMR_ADJ[1:0] = 01		5.0		s
		WDTMR_ADJ[1:0] = 10		88		
		WDTMR_ADJ[1:0] = 11		175		


## NOTE:

1. A transfer will be timed out for participating devices when any SCL or SDA low period exceeds the minimum t<sub>TIMEOUT</sub> (25ms). The communication must be reset within the maximum t<sub>TIMEOUT</sub> (35ms) if a timeout condition is detected. Both the master and slave must take action within the maximum t<sub>TIMEOUT</sub> which has incorporated the master cumulative stretch limit (10ms) and slave cumulative stretch limit (25ms).







## TYPICAL APPLICATION CIRCUIT

Figure 2. Typical Application Circuit (f<sub>sw</sub> = 800kHz)







## TYPICAL APPLICATION CIRCUITS (continued)

Figure 3. Pure Buck Application Circuit ( $f_{sw} = 800\text{kHz}$ )







## TYPICAL PERFORMANCE CHARACTERISTICS

T<sub>A</sub> = +25°C, R<sub>AC</sub> = 5mΩ, R<sub>SR</sub> = 5mΩ, L = 2.2μH, f<sub>sw</sub> = 800kHz, unless otherwise noted.







## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T<sub>A</sub> = +25°C, R<sub>AC</sub> = 5mΩ, R<sub>SR</sub> = 5mΩ, L = 2.2uH, f<sub>SW</sub> = 800kHz, unless otherwise noted.







## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T<sub>A</sub> = +25°C, R<sub>AC</sub> = 5mΩ, R<sub>SR</sub> = 5mΩ, L = 2.2μH, f<sub>sw</sub> = 800kHz, unless otherwise noted.



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $T_A = +25^\circ\text{C}$ ,  $R_{AC} = 5\text{m}\Omega$ ,  $R_{SR} = 5\text{m}\Omega$ ,  $L = 2.2\mu\text{H}$ ,  $f_{sw} = 800\text{kHz}$ , unless otherwise noted.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T<sub>A</sub> = +25°C, R<sub>AC</sub> = 5mΩ, R<sub>SR</sub> = 5mΩ, L = 2.2μH, f<sub>sw</sub> = 800kHz, unless otherwise noted.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T<sub>A</sub> = +25°C, R<sub>AC</sub> = 5mΩ, R<sub>SR</sub> = 5mΩ, L = 2.2μH, f<sub>sw</sub> = 800kHz, unless otherwise noted.

## FUNCTIONAL BLOCK DIAGRAM




Figure 4. Block Diagram

## DETAILED DESCRIPTION

### Overview

The SGM41581 is a charger controller with narrow voltage DC Buck-Boost topology that is suitable for portable applications such as notebooks, tablets and other rechargeable battery-powered mobile devices. It features high light-load efficiency, fast transient response and seamless automatic switching among Buck, Buck-Boost, and Boost operation modes.

A variety of source types, including traditional AC/DC adapters, USB PD and legacy USB ports with 3.5V to 30V voltage range can power the device for charging 1-cell to 6-cell batteries. When there is no adapter, the USB On-The-Go (OTG) function can be enabled to generate adjustable 3V to 28.16V on the USB port with 8mV resolution from a 2-cell to 6-cell batteries. The slew rate of the output voltage transitions in OTG can be configured (by OTG current setting) to comply with the USB PD 3.0 PPS specifications and USB PD 3.1.

When there is only battery and no load connected to the USB OTG port,  $V_{MIN}$  Active Protection (VAP) feature is provided to avoid system voltage drops when the load connected to system has rapid changes between light load and heavy load. When the system load is not heavy, the input decoupling capacitors of  $V_{VBUS}$  are charged to store energy. During a system power spike, the capacitors are discharged through Buck-Boost converter to keep the system voltage above minimum voltage, because the battery impedance causes the significant system voltage drops during the system load steps. This feature is strongly recommended by Intel for 2-cell battery to smooth the power peaks and improve the system performance when there are the high demands in the system.

USB Type-C power delivery Fast Role Swap (FRS) allows fast power role transitions to prevent momentary power interruption to devices connected to a dock. Integrated FRS feature is provided by this device.

The DPM (dynamic power management) feature is provided to avoid the input overload by limiting the input power. With DPM, when the system power increases, the charging current is reduced to keep the input current below the adapter rating. Changing to the supplement mode may be required if the charge current is decreased and reaches zero, but the input is still overloaded. In this case, the charger reduces the system voltage below the battery voltage to allow operation in the supplement mode and provides a portion of system power demand from the battery through the BATFET.

Switching frequency dithering helps reduce conducted EMI over the entire 150kHz to 30MHz range. Selectable dithering levels offer flexibility for various applications.

The SGM41581 supports pass through mode (PTM) that

improves efficiency across the full load range. In this mode, input power is delivered directly to the system, reducing switching losses in the MOSFETs and minimizing inductor core losses for higher overall efficiency.

The PSYS function is provided to comply with Intel IMVP8/IMVP9, in which the total input power from the adapter and the battery is monitored. Moreover, the device provides an independent input current buffer (IADPT) and a battery current buffer (IBAT) with the accurate amplifiers.

The I<sup>2</sup>C interface enables precise control over the registers for input current, charge current, and charge voltage, delivering both high resolution and high accuracy regulation limits.

### Power-Up Sequence

The device is supplied from the higher of  $V_{BUS}$  or  $V_{BAT}$  through an internal power selection circuit. When either input exceeds its corresponding UVLO threshold, a power-on reset (POR) is asserted. Following the detection of a valid supply, all internal registers are initialized to their default states within 5ms. The user-accessible registers are available to the host after an additional 5ms.

### Power-Up from Battery without DC Source

If the battery is the only source and  $V_{BAT} > V_{BAT\_UVLOZ}$ , it will be connected to the system by turning the BATFET on. By default, the charger starts in low power mode (EN\_LWPWR bit = 1) with the lowest quiescent current and keeps the LDO off. The host can change charger operation to the performance mode (EN\_LWPWR bit = 0). In this mode, the host can enable IBAT buffer (to monitor discharge current), the PSYS (to monitor total system power), nPROCHOT and the independent comparator through I<sup>2</sup>C. The REGN (LDO) is kept on in the performance mode to provide an accurate reference for other functions.

### Power-Up from DC Source

After connecting a DC source, the input voltage is checked before turning on the LDO and bias circuits. The input current limit is also set before starting converters. The power-up sequence from a DC source is:

1. 50ms after  $V_{VBUS}$  exceeds  $V_{VBUS\_CONVEN}$ , the 6V LDO is enabled and CHRG\_OK is pulled high.
2. Poor source detection.
3. Input voltage and current limits are set.
4. Battery cell configuration is determined by sensing the voltage at the CELL\_BATPRESZ pin and comparing it with VDDA. The default values of the MaxChargeVoltage register, ChargeCurrent register, MinSystemVoltage register, and the SYSOVP threshold are loaded.
5. The converter powers up.

## DETAILED DESCRIPTION (continued)

**CHRG\_OK Indicator**

The CHRG\_OK is an open-drain, active high output, which indicates the normal charger operation. It is activated when the following conditions are met:

- $V_{VBUS} > V_{VBUS\_CONVEN}$ .
- $V_{VBUS} < V_{ACOV}$ .
- There is no SYS short latch off, SYSOVP, BATOC, BATOPV (only when charge is enabled), ACOC, force latch off, and thermal shutdown.

**Input Current and Charge Current Sense**

Both 10mΩ and 5mΩ current sensing resistors are supported for both input current and charge current sensing. The sensing resistors can be configured through RSNS\_RAC and RSNS\_RSR bits.

Note: 5mΩ current sensing resistor can help improve charge efficiency. At the same time, accuracy of PSYS, IADPT and IBAT pins and IINDPM/ICHG/IOTG regulation gets worse.

When 10mΩ is used for both input and charge current sensing, the precharge current clamp is 384mA (2A for 1-cell if  $V_{SYSMIN} > V_{BAT} > 3V$ ), the maximum IIN\_HOST setting is clamped at 6.35A, and the maximum charge current is clamped at 8.128A.

When 5mΩ is used for both input and charge current sensing, the precharge current is also clamped to be 384mA (2A for 1-cell if  $V_{SYSMIN} > V_{BAT} > 3V$ ). The charger compensates under 5mΩ current sensing to keep consistent between 10mΩ and 5mΩ. Under 5mΩ current sensing application, charge current range is doubled to 16.256A.

The maximum input current can also be extended based on EN\_FAST\_5MOHM bit status and IADPT pin resistor:

1. If the IADPT pin resistor is less than 160kΩ and EN\_FAST\_5MOHM bit is set to 1, IIN\_HOST DAC is clamped at 6.4A, writing IIN\_HOST value beyond 6.4A will be neglected.
2. If the IADPT pin resistor is below 160kΩ and EN\_FAST\_5MOHM bit is set to 0, IIN\_HOST DAC can be extended up to 10A, writing IIN\_HOST value beyond 10A will be neglected.

3. If the IADPT pin resistor exceeds 160kΩ, IIN\_HOST DAC can be extended up to 10A, writing IIN\_HOST value beyond 10A will be neglected.

When unsymmetrical input current sense and charge current sense resistors (10mΩ + 5mΩ) are used, PSYS function is still valid. While RSNS\_RAC and RSNS\_RSR bits status must be consistent with real used resistors.

**Setting the Input Voltage and Current Limit**

After CHRG\_OK is asserted, the default input current limit (3.25A under 10mΩ or 3.2A under 5mΩ input current sensing) is set in IIN\_HOST register. The actual limit is the lower of IIN\_HOST register and the ILIM\_HIZ pin settings.

The VBUS measurement is enabled just before enabling the converter (VBUS without any load). The VINDPM threshold is VBUS (without any load on the converter) minus 1.28V (in default). The VINDPM threshold is the input voltage level at which the dynamic power management begins to reduce the charge current to avoid further system voltage drop and gives priority to system load rather than charging.

The charger can be powered up with the proper input current and voltage limits settings. The host can always change these limits after powering up to match the input source type.

**Battery Cell Configuration**

A resistor divider between VDDA and GND and tapped to CELL\_BATPRESZ should be used to define the battery configuration for the charger. The bias voltage on the CELL\_BATPRESZ pin is measured by the device to detect the battery configuration after the VDDA LDO is activated. See Table 1 for the cell configuration voltage thresholds and the other affected settings.

**Device Hi-Z State**

If the voltage of the ILIM\_HIZ pin falls below 0.6V or if EN\_HIZ bit is set to 1, the charger will enter the Hi-Z mode which operates in the low quiescent current mode. And the system is powered by battery even when the input source is present. During this mode, the LDO of REGN is enabled.

**Table 1. Battery Cell Configuration**

Cell Count	Pin Voltage (With Respect to VDDA)	Battery Voltage (MaxChargeVoltage Register)	SYSOVP	VSYS_MIN (MinSystemVoltage Register)	ADCVSYS/ADCVBAT Offset
6-Cell	86%	25.2V	28.5V	18.5V	11.52V
5-Cell	100%	21.0V	24.6V	15.4V	8.16V
4-Cell	75%	16.8V	19.8V	12.3V	2.88V
3-Cell	55%	12.6V	19.8V	9.2V	2.88V
2-Cell	40%	8.4V	11.9V	6.6V	2.88V
1-Cell	25%	4.2V	6V	3.6V	2.88V
Battery Removal	0%	4.2V	24.6V	3.6V	2.88V

## DETAILED DESCRIPTION (continued)

## Two-Level Battery Discharge Current Limit

To mitigate battery degradation and prevent unintended activation of the battery over-current protection, it is recommended to enable the two battery current limit thresholds (IDCHG\_TH1 and IDCHG\_TH2) within the nPROCHOT profiles. Additionally, dedicated deglitch time configuration registers (IDCHG\_DEG[1:0] and IDCHG\_DEG2[1:0]) are available for both IDCHG\_TH1 and IDCHG\_TH2 to ensure stable operation. Please refer to Figure 5 for details.




Figure 5. Two-Level Battery Discharging Current Trigger nPROCHOT Diagram

## Fast Role Swap (FRS) Feature

Fast Role Swap: The charger device can quickly swap from power sink role (charge mode) to power source role (OTG mode). When the original power source is disconnected, the FRS feature can provide an OTG output voltage to accessories.

Set EN\_FRS bit = 1 enable FRS feature. When FRS is enabled, EN\_OTG bit and converter OTG mode is only enabled after OTG/VAP/FRS pin is pulled up by the host. When set EN\_FRS bit = 0, EN\_OTG bit will not be reset automatically. To fully exit the OTG mode operation, EN\_OTG bit must to be set 0 by the host. Below are the steps for FRS operation:

1. Set IOTG current limit through OTGCurrent Register.
2. Set VOTG voltage through OTGVoltage Register.
3. Set OTG\_VAP\_MODE bit = 1.
4. Set EN\_FRS bit = 1.
5. Remove adapter and VBUS begin to drop.
6. USB Type-C port PD controller should pull up OTG/VAP/FRS pin to enable OTG mode. If VBUS > VOTG at the beginning the converter shuts down and waits for VBUS dropping to VOTG. As long as VBUS ≤ VOTG, the converter resumes switching to regulate the VOTG.

Recommend to configure charger into target mode correctly before OTG/VAP/FRS pin is pulled up. After OTG/VAP/FRS

pin is pulled up, it is not recommended to change OTG\_VAP\_MODE and EN\_FRS bit.

## VMIN Active Protection (VAP) when Battery-Only Mode

In the V<sub>MIN</sub> Active Protection (VAP) mode, the VBUS decoupling capacitors are charged to their highest possible voltages (e.g. 20V) by the Buck-Boost converter from the battery. For a system with 2S1P battery configuration, the peak system power may reach 100W if the SoC and system power spike at the same time. Such coincidence is normally rare, but is still possible. At this time, the energy stored in the input decoupling capacitors will be able to supplement the battery through Buck-Boost converter to avoid system voltage drops. With the VAP mode, the higher peak power levels can be set to the SoC to provide much better turbo performance.

The following steps must be followed to enter VAP operation:

1. Set IOTG current limit through OTGCurrent Register.
2. Set VOTG voltage through OTGVoltage Register.
3. Set the system voltage regulation point in MinSystem-Voltage register. The VSYS\_MIN loop regulates VSYS at this point when the input capacitors supplement the battery.
4. Set the VSYS threshold for triggering the VAP discharging VBUS in VSYS\_TH1[5:0] bits. Recommend to set the VSYS\_TH1 threshold lower than V<sub>SYSMIN</sub>.
5. Set the VSYS threshold to send an nPROCHOT active low signal in VSYS\_TH2[5:0] bits.
6. Enable VAP by setting OTG\_VAP\_MODE bit = 0 and pulling the OTG/VAP/FRS pin high.

To terminate the VAP mode, either set the OTG\_VAP\_MODE bit = 1 or pull the OTG/VAP/FRS pin low. With any regular charger fault, the VAP mode is automatically terminated by resetting OTG\_VAP\_MODE bit = 1.

## Input Source Dynamic Power Management

The charger supports Dynamic Power Management (DPM) to balance power delivery between the system load and the battery. Under normal operation, the input source supplies the system while charging the battery. When the input current reaches the IIN\_DPM limit or the input voltage drops to the VINDPM threshold, the charger dynamically reduces the charge current to prioritize the system load. As system demand increases, the charge current is gradually reduced to zero. If the system load continues to rise, the battery automatically discharges to support the system load.

## DETAILED DESCRIPTION (continued)

## Input Current Optimizer (ICO)

The device provides the input current optimizer (ICO) to identify the maximum power point of the input adapter source. To avoid overloading the input adapter source and staying in VINDPM, the ICO algorithm identifies the maximum input current limit of the adapter and updates this input current limit to IIN\_DPM register.

The ICO function is disabled by default, and it can be enabled by the host through setting EN\_ICO\_MODE bit = 1. When the ICO routine is successfully executed, the ICO\_DONE bit = 1 notifies ICO done.

When the ICO algorithm is enabled, it runs to dynamically and continuously adjust the input current limit. The operation of ICO algorithm depends on the battery voltage as following:

Case 1: When  $V_{BAT} < V_{SYSMIN}$ , the device starts ICO algorithm with an initial value that equals to the  $I_{INDPM}$ . Where the  $I_{INDPM}$  is the maximum input current limit determined by the host.

Case 2: When  $V_{BAT} > V_{SYSMIN}$ , the device starts ICO algorithm with an initial value of min (500mA under 5mΩ or 250mA under 10mΩ input current sensing, IIN\_HOST).

During the optimization, if VINDPM is triggered, the ICO algorithm decreases the input current limit to avoid input source overloading. When the maximum input current limit is detected, the IIN\_DPM register reflects the optimal maximum input current limit which does not trigger VINDPM, the ICO\_DONE bit = 1 indicates the maximum input current detected.

In above case 1, if both VINDPM and IINDPM are not triggered, the IIN\_DPM register keeps the initial value and the ICO\_DONE bit = 0 indicates that the ICO optimization is in process. If the load becomes heavy, the VINDPM is still not triggered, but IINDPM is triggered, and the ICO algorithm is also completed. The IIN\_DPM register remains the initial value unchanged, and the ICO\_DONE bit = 1 indicates the maximum input current detected.

In above case 2, if the VINDPM is not triggered and the converter is under light load condition, the IIN\_DPM register gives a little higher input current limit than the actual input current. The ICO\_DONE bit = 0 indicates that the ICO optimization is in process. If the load becomes heavy, the ICO algorithm automatically runs to set new IIN\_DPM register value.

After the ICO algorithm completes, the host changes the IIN\_HOST register or InputVoltage register to force the ICO algorithm to run again.

## USB On-The-Go (OTG)

The SGM41581 supports USB OTG operation and can power other portable devices connected to the USB port from the battery. The OTG output voltage and current limit are set in OTGVoltage register and OTGCurrent register. The OTG mode can be enabled if the following conditions are met:

1. VBAT should not cause a SYSOVP trip that stops converter switching.
2.  $V_{VBUS} < V_{VBUS\_CONVEN}$ .
3. Set OTG output voltage by OTGVoltage register, in range of 3.0V to 28.16V with 8mV step.
4. Set OTG output current by OTGCurrent register, in range of 0A to 12.7A under 5mΩ input current sensing or 0A to 6.35A under 10mΩ input current sensing.
5. Pull OTG/VAP/FRS pin high, set EN\_OTG bit = 1 and OTG\_VAP\_MODE bit = 1.
6. 15ms after having all above conditions valid, the converter starts to generate OTG output from the battery and VBUS ramps up to the target voltage. The CHRG\_OK pin goes high only if OTG\_ON\_CHRGOK bit = 1.

## Converter Operation Modes

A synchronous Buck-Boost converter with the external N-channel MOSFET switches is used by this device, such that it can charge batteries from a standard 5V or a higher voltage source. It can operate in Buck, Boost or Buck-Boost mode depending on the input/output voltage conditions. The Buck-Boost covers all voltage conditions with smooth transitions between them and continues the operation.

Table 2. MOSFET Operation

Mode	Buck	Buck-Boost	Boost
Q1	Switching	Switching	On
Q2	Switching	Switching	Off
Q3	Off	Switching	Switching
Q4	On	Switching	Switching

## DETAILED DESCRIPTION (continued)

## Inductance Detection through IADPT Pin

Before powering up the converter, the charger can be informed about the inductance value (L) using an external resistor connected to the IADPT pin. The recommended resistor values for 1.0 $\mu$ H, 2.2 $\mu$ H, 3.3 $\mu$ H and 4.7 $\mu$ H inductances are 90.9k $\Omega$ , 137k $\Omega$ , 169k $\Omega$  and 191k $\Omega$ , respectively, refer to Table 3. A  $\pm 3\%$  or better chip resistor can be used for inductance identification.

Table 3. Inductor Detection through IADPT Resistor

Inductor in Use	Resistor on IADPT Pin
1.0 $\mu$ H (for 1.1MHz)	90.9k $\Omega$
1.5 $\mu$ H (for 800kHz)	121k $\Omega$
2.2 $\mu$ H (for 800kHz)	137k $\Omega$ or 140k $\Omega$
3.3 $\mu$ H (for 800kHz)	169k $\Omega$
4.7 $\mu$ H (for 430kHz)	187k $\Omega$ or 191k $\Omega$

## Converter Compensation

An appropriate RC network is required to ensure stable steady-state and transient operation of the converter. The RC network values must be configured accordingly for different operating frequency, as specified in the table below. The definitions of these RC components can be found in Table 4. It is not recommended to change the compensation network value due to the complexity of various operation modes.




Figure 6. Compensation RC Network

## Continuous Conduction Mode (CCM)

When the system load or charging current is large enough, the inductor current ripples are always above zero which is defined as CCM. Taking Buck operation as an example, a new switching cycle is started by turning on the high-side

switch (HS) each time, and the internal ramp comes up from a pre-biased offset. The HS will turn off and low-side switch (LS) turns on when the ramp exceeds the error amplifier output. When the ramp resets, the LS turns off and a new cycle will begin. A short dead time in which both MOSFETs are off is considered using break-before-make logic to avoid shoot-through during transition. During the dead time, the LS body-diode conducts the inductor current. The LS is turned on when the HS turns off. This keeps the losses low and provides safe charging at high currents.

## Pulse Skip Mode

For better light-load efficiency, the converter operates with PSM (pulse skip mode) at light loads. In PSM, the effective switching frequency is reduced as the load decreases. The lowest PSM frequency can be limited to 25kHz by setting the OOA (out-of-audio frequency) bit (EN\_OOA bit = 1). The OOA feature is enabled by default.

## Switching Frequency and Dithering

Under normal operation, the IC switches at a fixed frequency, which is programmable through the PWM\_FREQ or PWM\_FREQ2 bit. The charger also supports switching frequency dithering function to improve EMI performance over the entire 150kHz to 30MHz frequency range. This function is disabled by default when setting EN\_DITHER[1:0] bits = 00b. When EN\_DITHER[1:0] bits is set to 01b, 10b, or 11b, frequency dithering is enabled, corresponding to dithering ranges of  $\pm 2\%$ ,  $\pm 4\%$ , and  $\pm 6\%$ , respectively.

## Pure Buck Operation

The charger can operate in Pure Buck mode to reduce external component cost. In this mode, the Boost leg low-side MOSFET can be removed, and the Boost leg high-side MOSFET can be replaced with a Schottky diode to prevent reverse current. Set PURE\_BUCK bit = 1 while the converter is not switching (writing 1 while the converter is operating has no effect) to enable Pure Buck operation. The LODRV2 and HIDRV2 pins can be left floating but must not be tied to ground. Refer to Figure 3 for the pure Buck application circuit.

Table 4. Compensation Configuration

Value	L ( $\mu$ H)	R <sub>COMP1</sub> (k $\Omega$ )	C <sub>COMP1</sub> (nF)	C <sub>COMP1P</sub> (pF)	R <sub>COMP2</sub> (k $\Omega$ )	C <sub>COMP2</sub> (pF)	C <sub>COMP2P</sub> (pF)
430kHz	4.7	24	4.7	33	15	680	15
800kHz	3.3	16.9	3.3	33	15	1200	15
800kHz	2.2	16.9	3.3	33	10	1200	15
800kHz	1.5	16.9	3.3	33	6.8	1200	15
1.1MHz	1.0	16.9	3.3	33	5	1200	15

## DETAILED DESCRIPTION (continued)

## Current and Power Monitor

High-Accuracy Current Sense Amplifier  
(IADPT and IBAT)

Accurate current sense amplifiers (CSA) for monitoring the IADPT (input current in forward charging, or the output current during OTG) and IBAT (the battery charge or discharge current) are provided as an industry standard feature. IADPT voltage is 20 or 40 times the ACP to ACN differential voltage, and IBAT voltage is 8 or 16 times the SRP to SRN differential voltage (charging and discharging gains are selectable separately). And if the input or battery voltage is below UVLO level, IADPT output will not be valid.

In summary:

- $V_{IADPT} = 20 \text{ or } 40 \times (V_{ACP} - V_{ACN})$  in the forward mode.
- $V_{IADPT} = 20 \text{ or } 40 \times (V_{ACN} - V_{ACP})$  in the reverse OTG mode.
- $V_{IBAT} = 8 \text{ or } 16 \times (V_{SRP} - V_{SRN})$  in the forward mode when EN\_ICHG\_IDCHG bit = 1.
- $V_{IBAT} = 8 \text{ or } 16 \times (V_{SRN} - V_{SRP})$  in the supplement mode, or the reverse OTG mode when EN\_ICHG\_IDCHG bit = 0.

It is recommended that a small decoupling capacitor (100pF MAX) be connected to these outputs to absorb high frequency noise. An additional RC filter can be used carefully if needed. Pay attention that the filter will increase the response delay.

## High-Accuracy Power Sense Amplifier (PSYS)

The total system power can also be monitored by the device. In the forward mode, the input adapter powers the system, and in the reverse OTG mode, the battery powers the system and the VBUS output. The PSYS pin output current is proportional to the total system power. The  $K_{PSYS}$ , which is the ratio of the PSYS pin output current to the total system power, can be set in PSYS\_RATIO register and its default value is 1 $\mu$ A/W. A resistor connects this output to GND to convert the current to an output voltage. The input and battery current sense resistor values ( $R_{AC}$  and  $R_{SR}$ ) are defined for the PSYS calculation in RSNS\_RAC register and RSNS\_RSR register. Use Equation 1 to calculate the PSYS voltage, where when an adapter is connected and the device is in forward charging,  $I_{IN} > 0$  and  $I_{BAT} < 0$ . While during battery discharge,  $I_{BAT} > 0$ :

$$V_{PSYS} = R_{PSYS} \times K_{PSYS} (V_{ACP} \times I_{IN} + V_{BAT} \times I_{BAT}) \quad (1)$$

And during OTG mode, there are two selectable modes in PSYS\_OTG\_IDCHG register. When PSYS\_OTG\_IDCHG bit = 0 (default), the PSYS reports the battery discharge power minus OTG output power (for Equation 1, in OTG mode,  $I_{IN} < 0$  and  $I_{BAT} > 0$ ). When PSYS\_OTG\_IDCHG bit = 1, the PSYS reports the battery discharge power only.

$R_{AC}$  and  $R_{SR}$  values should be 5m $\Omega$  or 10m $\Omega$  for proper PSYS function.

The PSYS function is disabled by default to minimize the quiescent current. Set PSYS\_CONFIG[1:0] bits = 00 to enable this function (see Table 5 for details).

Table 5. PSYS Configuration

Case	PSYS_CONFIG[1:0]	PSYS_OTG_IDCHG Bit	Forward Mode PSYS Configuration	OTG Mode PSYS Configuration
1	00	0	PSYS = PBUS + PBAT	PSYS = PBUS + PBAT
2	00	1	PSYS = PBUS + PBAT	PSYS = PBAT
3	01	x	PSYS = PBUS	PSYS = 0
4	11	x	PSYS = 0 (Disabled)	PSYS = 0 (Disabled)
5	10	x	PSYS = 0 (Reserved)	PSYS = 0 (Reserved)

## DETAILED DESCRIPTION (continued)

## Two-Level Adapter Current Limit (Peak Power Mode)

An adapter is generally able to provide higher than its rated DC current in a few milliseconds to tens of milliseconds. This overloading capability is used by charger through two-level input current limit (also called peak power mode) to minimize battery usage when the CPU goes into turbo mode. The peak power mode can be enabled in EN\_PKPWR\_IDPM register and EN\_PKPWR\_VSYS register. The main current limit ( $I_{LIM1}$ ) is set equal to the adapter current limit, read from IIN\_DPM register. And the overload limit ( $I_{LIM2}$ ) is set as ratio of  $I_{LIM1}$  in ILIM2\_VTH[4:0] register.

As shown in Figure 7, a peak power cycle starts when an input current surge/battery discharge is detected by the charger due to a load transient (adapter and battery supply the system together), or by detecting a system voltage drop below 96%  $V_{SYSMIN}$ . The charger first applies  $I_{LIM2}$  limit for a period of  $t_{OVLD}$  (set in PKPWR\_TOVLD\_DEG[1:0] register) and then applies  $I_{LIM1}$  for up to  $T_{MAX} - t_{OVLD}$  time ( $T_{MAX}$  is set in PKPWR\_TMAX[1:0] or PKPWR\_TMAX2[1:0] register). A new peak power cycle will repeat if the overload continues after  $t_{MAX}$ . If the  $t_{OVLD} = t_{MAX}$ , the peak power mode will always be on. To enter peak power mode:

1. Set EN\_IIN\_DPM bit = 1
2. Set EN\_EXTILIM bit = 0

3. Set IIN\_HOST as the level 1 current limit ( $I_{LIM1}$ ) based on adapter output current rating
4. Set ILIM2\_VTH[4:0] as the level 2 current limit ( $I_{LIM2}$ ) according to the adapter overload capability.
5. Set PKPWR\_TOVLD\_DEG[1:0] as  $I_{LIM2}$  effective duration time based on adapter capability.
6. Set PKPWR\_TMAX as each peak power mode operation cycling time based on adapter capability.

Depending on the battery's remaining charge and its charging status, peak power mode can be enabled using two different approaches:

1. When the battery is depleted ( $V_{BAT} < V_{SYSMIN}$ ) or removed, peak power mode can be enabled by setting EN\_PKPWR\_VSYS bit = 1. In this case, the mode is triggered by a system voltage undershoot, with the undershoot threshold defined by the MinSystemVoltage register, which represents the system regulation point before any load transient occurs.
2. When the battery is not depleted, indicated by  $V_{BAT}$  being higher than the  $V_{SYS\_MIN}$  setting, the host needs to set EN\_PKPWR\_IDPM bit = 1 in order to enable peak power mode triggered by an input current overshoot. The overshoot threshold is determined by the IIN\_DPM register, which corresponds to level 1 current limit (ILIM1).




Figure 7. Two-Level Adapter Current Limit Timing Diagram

## DETAILED DESCRIPTION (continued)

## Processor Hot Indication

In turbo mode, the peak system power may exceed total power available from adapter and battery. Typical indicators of such overload are system voltage drops or reaching the adapter or battery (discharge) maximum currents. These events are observed by the processor hot function in the device that sends an nPROCHOT pulse to CPU, asking for load reduction. The monitored events are:

1. I<sub>CRIT</sub>: Adapter peak current reaches 110% of I<sub>LIM2</sub>.
2. I<sub>NOM</sub>: Adapter average current reaches 110% of input current limit (I<sub>LIM1</sub>).
3. I<sub>DCHG1</sub>: Battery discharge current reaches its programmed nPROCHOT threshold value 1, I<sub>DCHG</sub> > I<sub>DCHG\_VTH1</sub> with t<sub>IDCHG\_DEG1</sub> deglitch.
4. I<sub>DCHG2</sub>: Battery discharge current reaches its programmed nPROCHOT threshold value 2, I<sub>DCHG</sub> > I<sub>DCHG\_VTH2</sub> with t<sub>IDCHG\_DEG2</sub> deglitch.
5. V<sub>VSYS</sub>: System voltage on VSYS pin reaches its programmed nPROCHOT threshold value. (V<sub>VSYS</sub> < V<sub>VSYS\_VTH2</sub> when PROCHOT\_PROFILE\_VSYS = 1 and EN\_CON\_VAP bit = 0).
6. V<sub>BUS\_VAP</sub>: V<sub>BUS</sub> < V<sub>BUS\_VAP\_TH</sub> when PROCHOT\_PROFILE\_VBUS\_VAP bit = 1.
7. Adapter removal: Upon adapter removal that results in CHRG\_OK pin to go low when V<sub>BUS</sub> < V<sub>BUS\_CONVENZ</sub>.
8. Battery removal: Upon battery removal that results in CELL\_BATPRESZ pin to go low.
9. CMPOUT: Independent comparator output (CMPOUT pin) goes from high to low.
10. VDPM: V<sub>BUS</sub> falls below 83% or 91% (by PROCHOT\_VDPM\_80\_90 register) or 100% (LOWER\_PROCHOT\_VDPM register) of the VINDPM threshold.
11. EXIT\_VAP: The charger exits VAP mode.

The thresholds for the I<sub>DCHG1</sub>, I<sub>DCHG2</sub>, I<sub>CRIT</sub>, V<sub>VSYS</sub> or VDPM events, and the deglitch times of the I<sub>DCHG1</sub>, I<sub>DCHG2</sub>, I<sub>CRIT</sub>, I<sub>NOM</sub> or CMPOUT events are I<sup>2</sup>C programmable. Triggering by each event is individually enabled or disabled in ProchotOption1[7:0] bits (I<sup>2</sup>C address = 0x38) except for the PROCHOT\_EXIT\_VAP which is always enabled. If any enabled event is triggered, a low pulse with minimum width programmable in PROCHOT\_WIDTH[1:0] bits is generated on nPROCHOT. If the event is still active at the end of the pulse, nPROCHOT will still be low until the event is cleared.

By enabling nPROCHOT pulse extension mode (set EN\_PROCHOT\_EXT bit = 1), the nPROCHOT output remains low until the host writes a 0 to PROCHOT\_CLEAR bit even if the triggering event is already cleared. For the

STAT\_VDPM and STAT\_EXIT\_VAP events triggered, the nPROCHOT output will be low until the host writes STAT\_VDPM or STAT\_EXIT\_VAP to clear the event, independent of EN\_PROCHOT\_EXT bit.

## nPROCHOT during Low Power Mode

The device provides a low power nPROCHOT function with very low quiescent current consumption if the device is in low power mode (EN\_LWPWR bit = 1). In this mode, the independent comparator is used for system voltage monitoring, and sends an nPROCHOT signal to CPU if an overload condition occurs. The independent comparator threshold is always 1.2V. The register settings needed to enable nPROCHOT system voltage monitoring in low power mode are as follows:

- EN\_LWPWR = 1 (enable charger low power mode).
- ProchotOption1[7:0] (I<sup>2</sup>C address = 0x38) = 0x40.
- ChargeOption1[6:4] (I<sup>2</sup>C address = 0x30) = 100b.
- Independent comparator threshold is always 1.2V.
- When EN\_PROCHOT\_LPWR bit = 1, the charger can monitor the system voltage by connecting CMPIN pin to a voltage proportional to system. The nPROCHOT will be pulled from high to low when CMPIN voltage (which is proportional to system voltage) falls below 1.2V to indicate an overload condition occurs.

## nPROCHOT Status

The event that has triggered nPROCHOT sets the corresponding bit in ProchotStatus[7:0] bits (I<sup>2</sup>C address = 0x22) and STAT\_EXIT\_VAP bit. This status bit (except STAT\_VDPM and STAT\_EXIT\_VAP bits) can be reset to 0 if it is not active anymore after being read by the host. The STAT\_VDPM and STAT\_EXIT\_VAP bits can be reset to 0 after the host writes the corresponding bit to 0.

If an nPROCHOT event occurs while another event is active, both status bits will be 1. The nPROCHOT pulse will be extended if one of the events is still active after the normal nPROCHOT pulse width.




Figure 8. nPROCHOT Low Power Mode Implementation

## DETAILED DESCRIPTION (continued)

## Device Protection

## Watchdog Timer

An internal watchdog timer can terminate the charging if in a 175s window (selectable in WDTMR\_ADJ[1:0] bits), a write to MaxChargeVoltage register or ChargeCurrent register does not occur. Except ChargeCurrent register, which is reset to zero and suspends battery charging, the other registers are not changed after watchdog timeout. Therefore, within each watchdog cycle, at least one write to MaxChargeVoltage register or ChargeCurrent register is necessary to reset watchdog timer and continue (or resume) charging if the values are valid. The watchdog timer can be disabled by writing 00 to WDTMR\_ADJ[1:0] bits.

## Input Over-Voltage Protection (ACOV)

The device has a fixed input over-voltage threshold (the input is conventionally called AC adapter). If V<sub>VBUS</sub> exceeds ACOV threshold V<sub>ACOV\_RISE</sub> for more than 100μs, it is considered as adapter over-voltage. An ACOV event disables the converter and pulls the CHRG\_OK low. BATFET will turn on while V<sub>SYS</sub> drops below V<sub>BAT</sub>. When V<sub>VBUS</sub> returns below ACOV (adapter back to normal voltage) V<sub>ACOV\_FALL</sub> for more than 1ms, the CHRG\_OK will be released to go high again and the converter automatically resumes if the other enable conditions are valid.

## Input Over-Current Protection (ACOC)

If the input current exceeds the ACOC threshold, the converter stops switching. It will retry switching after 250ms. The ACOC is set by I<sub>LIM2\_VTH</sub> (ILIM2\_VTH[4:0] bits) multiplied by 1.33 or 2 (ACOC\_VTH register).

## System Over-Voltage Protection (SYSOVP)

After the converter starts, the CELL\_BATPRESZ pin is read to set the MaxChargeVoltage register. It also sets the SYSOVP threshold to 6V (1-cell battery), or 11.9V (2-cell battery) or 19.8V (3-cell or 4-cell battery) or 24.6V (5-cell battery) or 28.5V (6-cell battery). Before the host writes to MaxChargeVoltage register, the battery configuration is set by CELL pin voltage. If a system over-voltage occurs, the converter will be latched off and SYSOVP\_STAT bit = 1. The latch off can be cleared to restart the converter by writing 0 to this bit or by adapter remove-reconnect.

## Battery Over-Voltage Protection (BATOVP)

A battery over-voltage may occur by inserting a wrong battery or due to removal of the battery during charge. Battery over-voltage threshold is 104% of the regulation voltage (MaxChargeVoltage register). In case of a BATOVP, the Buck-Boost stops switching and the VSYS pin starts to sink 30mA until V<sub>BAT</sub> falls below 102% of the regulation voltage (MaxChargeVoltage register). BATOVP is always enabled. When BATOVP rising condition is triggered, the converter will shut down.

There is no user-accessible status bit for monitoring BATOVP events. The V<sub>BAT</sub> voltage used for BATOVP detection is measured at the SRN pin.

## Battery Short

If V<sub>BAT</sub> drops below V<sub>SYSMIN</sub> voltage during charging, the maximum current will be limited to 384mA for multicell operation.

## System UVP &amp; Hiccup Mode

The VSYS\_UVP is defined to protect the converter from system short-circuit, enabled by POR, and can be disabled by setting VSYS\_UVP\_ENZ bit to 1. The IIN\_DPM is clamped to 0.5A automatically when VSYS is lower than 2.4V. The system UVP threshold can be programmable through VSYS\_UVP register bits.

When the VSYS\_UVP\_NO\_HICCUP bit is set to 0, hiccup mode is enabled. In this mode, the charger shuts down for 500ms. If V<sub>SYS</sub> remains below 2.4V, the charger restarts for 10ms and then shuts down again. If the restart fails seven times within 90 seconds, the charger is latched off. The Fault VSYS\_UVP bit is set to 1 to indicate a system short fault. Writing the Fault VSYS\_UVP bit to 0 re-enables the charger.

When the VSYS\_UVP\_NO\_HICCUP bit is set to 1, hiccup mode is disabled. The charger shuts down and is latched off if V<sub>SYS</sub> is below 2.4V. The Fault VSYS\_UVP bit is set to 1 to indicate a system short fault. Writing the Fault VSYS\_UVP bit to 0 re-enables the charger.

## DETAILED DESCRIPTION (continued)

### **Battery Discharge Over-Current (BATOC)**

The charger monitors the battery discharge current through SRN-SRP cross voltage to protect the battery from overcurrent (BATOC). Writing EN\_BATOC to 1 enables BATOC. BATOC threshold can be programmed via BATOC\_VTH to either 133% or 200% of IDCHG\_TH2, and is also clamped in range of 100mV~360mV SRN-SRP differential voltage.

When discharge current is higher than the threshold, BATOC fault is triggered, Fault BATOC status bit is set 1. OTG will be disabled when BATOC is triggered, while BATFET status is not impacted.

250ms after BATOC fault is removed, converter automatically resumes, while Fault BATOC is only cleared by host read.

### **Bus Over-Voltage Protection (BUS OVP) in OTG/VAP/FRS Mode**

During OTG/VAP/FRS operation, when  $V_{VBUS} > 110\%$  OTGVoltage register, the BUS OVP is triggered. In case of a BUS OVP, the Buck-Boost stops switching and the VBUS pin starts to sink current. Fault\_OTG\_OVP bit = 1 indicates BUS over-voltage fault. In OTG mode, if VBUS OV exceeds 10ms, it exits OTG (by setting EN\_OTG bit to 0) automatically.

### **Bus Under-Voltage Protection (BUS UVP) in OTG/VAP/FRS Mode**

During OTG/VAP operation, OTG output current is limited in OTGCurrent register, when the BUS load is heavier than the current limit, VBUS voltage decreases. For OTG mode, when  $V_{VBUS} < 85\%$  OTGVoltage register, OTG BUS UVP is triggered. Fault\_OTG\_UVP bit = 1 indicates BUS under-voltage fault. If the BUS UV condition lasts for 7ms deglitch (for OTG startup, the BUS UVP deglitch time is 400ms), it exits OTG (by setting EN\_OTG bit to 0) automatically. For VAP mode, if  $V_{VBUS} < 2.4V$  for 7ms, it exits VAP (by setting OTG\_VAP\_MODE bit = 1) automatically. In OTG/VAP mode, BUS short-circuit protection is mainly provided by the OTG output current limit loop. Extremely fast short-circuit events may exceed the loop response capability, potentially causing inductor current overshoot.

### **Thermal Shutdown (TSHUT)**

The device uses a TQFN package with low thermal impedance and excellent junction to ambient thermal conduction. If the junction temperature ( $T_J$ ) exceeds  $+155^{\circ}\text{C}$ , the converter will shut down. The device resumes its normal operation (with soft-start) when  $T_J$  returns below  $+135^{\circ}\text{C}$ .

## DETAILED DESCRIPTION (continued)

### Device Functional Modes

#### Forward Mode

When a qualified input source is connected to VBUS, the device is in the forward mode, regulates the system output and charges the battery.

#### System Voltage Regulation with Narrow VDC Architecture

The SGM41581 is an NVDC charger and uses the external P-type BATFET transistor to separate the system bus and battery. Using BATFET, the V<sub>VSY</sub> can be regulated above the minimum system voltage (V<sub>SYSMIN</sub> is set in MinSystemVoltage register) even if the battery is fully depleted. If V<sub>BAT</sub> is below V<sub>SYSMIN</sub>, the BATFET will operate in linear mode (LDO mode) and as V<sub>BAT</sub> rises, it gradually goes to fully on state when V<sub>BAT</sub> reaches V<sub>SYSMIN</sub>. In fast charge and supplement modes, the BATFET is fully on, V<sub>BAT</sub> ≈ V<sub>VSY</sub> (the difference is only the V<sub>DS</sub> of the BATFET). Normally, the V<sub>VSY</sub> is regulated to 200mV + V<sub>BAT</sub> when BATFET is off (not in charging or supplement modes).

Refer to the **System Voltage Regulation** section for more details about system voltage regulation and how it is programmed.

#### Battery Charging Control

The device can charge 1-cell to 6-cell batteries with constant current (CC) and constant voltage (CV) modes. The CELL\_BATPREZ pin voltage setting is read to set the default battery voltage (4.2V/cell) in MaxChargeVoltage register. Depending on the battery capacity, the host should program proper charge current in ChargeCurrent register. If the battery is fully charged or it is not in proper charge condition, the host

can terminate the charge by setting CHRG\_INHIBIT bit to 1 or clearing ChargeCurrent register.

#### USB On-The-Go

The USB OTG function is supported, and the device can send power from the battery to another portable device connected to the USB port (reverse mode). The OTG mode voltage is USB PD compliant and includes 5V, 9V, 15V and 20V outputs. The output current is also USB type-C compliant and includes 500mA, 1.5A, 3A and 5A currents. Similar to the forward mode, in the OTG mode, the converter can also switch from PWM to pulse skip mode at light loads for efficiency improvement.

#### Pass Through Mode (PTM)

In pass-through mode, the buck-boost high-side MOSFETs are turned on while the low-side MOSFETs are turned off, directly connecting the system to the input source through the high-side MOSFETs. This mode is used in light load or when the system is in the sleep mode to minimize losses. The switching and inductor core losses are avoided in PTM mode.

Setting EN\_PTMO bit = 1 will transfer charger to PTM from normal Buck-Boost operation. To leave PTM mode, set EN\_PTMO bit = 0.

The device exits PTM automatically if any of conditions below is triggered:

1. ACOC
2. TSHUT
3. BATOC
4. BATOV
5. VINDPM

## DETAILED DESCRIPTION (continued)

## Programming

I<sup>2</sup>C Write-Word or Read-Word charger protocol commands are supported by SGM41581. The charger can be identified by the ManufacturerID and DeviceID. The ManufacturerID always returns 0x07. And the I<sup>2</sup>C address is 6BH.

I<sup>2</sup>C Serial Interface and Data Communication

Standard I<sup>2</sup>C interface is used to program SGM41581 parameters and get status reports. I<sup>2</sup>C is well known 2-wire serial communication interface that can connect one (or more) master device(s) to some slave devices for two-way communication. The bus lines are named serial data (SDA) and serial clock (SCL). The device that initiates a data transfer is a master. A master generates the SCL signal. Slave devices have unique addresses to identify. A master is typically a micro controller or a digital signal processor.

## Physical Layer

The standard I<sup>2</sup>C interface of SGM41581 supports standard mode and fast mode communication speeds. The frequency of stand mode is up to 100kbit/s, while the fast mode is up to 400kbit/s. Bus lines are pulled high by weak current source or pull-up resistors and are in logic high state with no clocking when the bus is free. The SDA and SCL pins are open-drain.

I<sup>2</sup>C Data Communication

## START and STOP Conditions

A transaction is started by taking control of the bus by master if the bus is free. The transaction is terminated by releasing the bus when the data transfer job is done as shown in Figure 9. All transactions begin by the master which applies a START condition on the bus lines to take over the bus and exchange data. At the end, the master terminates the transaction by applying one (or more) STOP condition. START condition is generated by master when SCL is high and a high to low transition on the SDA. Similarly, a STOP is defined when SCL is high and SDA goes from low to high. START and STOP are always generated by a master. After a START and before a STOP the bus is considered to be busy.




Figure 9. I<sup>2</sup>C Bus in START and STOP Conditions

## Data Bit Transmission and Validity

Data bit (high or low) must remain stable during clock HIGH period. The state of SDA only can change when SCL is LOW. For each data bit transmission, one clock pulse is generated by the master. Bit transfer in I<sup>2</sup>C is shown in Figure 10.




Figure 10. I<sup>2</sup>C Bus Bit Transfer

## Byte Format

Data is transmitted in 8-bit packets (one byte at a time). The number of bytes in one transaction is not limited. In each packet, the 8 bits are sent successively with the Most Significant Bit (MSB) first. An acknowledge (or not-acknowledge) bit must come after the 8 data bits. This bit informs the transmitter whether the receiver is ready to proceed for the next byte or not. If the slave is busy and cannot transfer another byte of data, it can hold the SCL line low and keep the master in a wait state (called clock stretching). When the slave is ready for another byte of data, it releases the clock line and data transfer can continue with clocks generated by master. Figure 11 shows the byte transfer process with I<sup>2</sup>C interface.




Figure 11. Byte Transfer Process

## DETAILED DESCRIPTION (continued)

**Acknowledge (ACK) and Not Acknowledge (NCK)**

After transmission of each byte by transmitter, an acknowledge bit is replied by the receiver as the ninth bit. With the acknowledge bit, the receiver informs the transmitter that the byte is received, and another byte is expected or can be sent (ACK) or it is not expected (NCK = not ACK). Clock (SCL) is always generated by the master, including for the acknowledge clock pulse, no matter who is acting as transmitter or receiver. SDA line is released for receiver control during the acknowledge clock pulse. And the receiver can pull the SDA line low as ACK (reply a 0 bit) or let it be high as NCK during the SCL high pulse. After that, the master can either STOP (P) to end the transaction or send a new START (S) condition to start a new transfer (called repeated start). For example, when master wants to read a register in slave, one start is needed to send the slave address and register address, and then, without a stop condition, another start is sent by master to initiate the receiving transaction from slave. Master then sends the STOP condition and releases the bus.

**Data Direction Bit and Addressing Slaves**

The first byte sent by master after the START is always the target slave address (7 bits) and the eighth data-direction bit (R/W). R/W bit is 0 for a WRITE transaction and 1 for READ

(when master is asking for data). Data direction is the same for all next bytes of the transaction. To reverse it, a new START or repeated START condition must be sent by master (STOP will end the transaction). Usually the second byte is a WRITE sending the register address that is supposed to be an access in the next byte(s). The data transfer transaction is shown in Figure 12.

**WRITE:** If the master wants to write in the register, the third byte can be written directly as shown in Figure 13 for a single write data transfer. After receiving the ACK, master may issue a STOP condition to end the transaction or send the next register data, which will be written to the next address in a slave as multi-write. A STOP is needed after sending the last data.

**READ:** If the master wants to read a single register (Figure 14), it sends a new START condition along with device address with R/W bit = 1. After ACK is received, master reads the SDA line to receive the content of the register. Master replies with NCK to inform slave that no more data is needed (single read) or it can send an ACK to request for sending the next register content (multi-read). This can continue until a NCK is sent by master. A STOP must be sent by master in any case to end the transaction.




Figure 12. Data Transfer Transaction

## DETAILED DESCRIPTION (continued)




Figure 13. A Single Write Transaction




Figure 14. A Single Read Transaction

## DETAILED DESCRIPTION (continued)

## Data Transactions with Multi-Read or Multi-Write

Multi-read and multi-write are supported by SGM41581, as explained in Figure 15 and Figure 16. In the multi-write, every new data byte sent by master is written to the next register of the device. A STOP is sent whenever master is done with writing into device registers.

In a multi-read transaction, after receiving the first register data (its address is already written to the slave), the master replies with an ACK to ask the slave for sending the next register data. This can continue as much as it is needed by master. Master sends back an NCK after the last received byte and issues a STOP condition.




Figure 15. A Multi-Write Transaction

## DETAILED DESCRIPTION (continued)




Figure 16. A Multi-Read Transaction

Write 2-Byte I<sup>2</sup>C Commands

There are some I<sup>2</sup>C commands combine two 8-bit registers together to form a complete value. These commands include:

- ChargeCurrent()
- MaxChargeVoltage()
- OTGVoltage()
- InputVoltage()

The host must write the LSB command first and then the MSB command. If the MSB is written first or if the other command (not the MSB) is written after LSB command, this command is ignored. After the LSB command is written, the MSB command must be written within the watchdog time. Otherwise, this command is ignored. Both bytes will be updated simultaneously when the LSB and MSB bytes are properly written.

## REGISTER ADDRESS MAPPING

Slave Device Address: 0x6B (0 b110 1011 + W/R).

Table 6. Command Register Summary

I <sup>2</sup> C Address (MSB/LSB)	Register Name	Description	Type	Links
0x01/00	ChargeOption0 Register	Charge Option and Function Enable/Disable	R/W	<a href="#">Go</a>
0x03/02	ChargeCurrent Register	Charge Current Setting	R/W	<a href="#">Go</a>
0x05/04	MaxChargeVoltage Register	Charge Voltage Setting	R/W	<a href="#">Go</a>
0x07/06	OTGVoltage Register	OTG Voltage Setting	R/W	<a href="#">Go</a>
0x09/08	OTGCurrent Register	OTG Output Current Setting	R/W	<a href="#">Go</a>
0x0B/0A	InputVoltage Register	Input Voltage Setting	R/W	<a href="#">Go</a>
0x0D/0C	MinSystemVoltage Register	Minimum System Voltage Setting	R/W	<a href="#">Go</a>
0x0F/0E	IIN_HOST Register	Input Current Limit Set by Host	R/W	<a href="#">Go</a>
0x21/20	ChargerStatus Register	Charger Status	R	<a href="#">Go</a>
0x23/22	ProchotStatus Register	Prochot Status	R	<a href="#">Go</a>
0x25/24	IIN_DPM Register	Actual Input Current Limit Programmed by IIN_HOST or ICO Algorithm	R	<a href="#">Go</a>
0x27/26	ADCVBUS/ADCPSYS Register	Digital Output of Input Voltage and System Power	R	<a href="#">Go</a>
0x29/28	VBUS_A12/ADCIBAT Register	VBUS_A12 and Digital Output of Battery Charge/Discharge Current	R	<a href="#">Go</a>
0x2B/2A	ADCIIN/ADCCMPIN Register	Digital Output of Input Current and CMPIN Voltage	R	<a href="#">Go</a>
0x2D/2C	ADCVSYS/ADCVBAT Register	Digital Output of System and Battery Voltage	R	<a href="#">Go</a>
0x2E	ManufactureID Register	Manufacture ID - 0x07	R	<a href="#">Go</a>
0x2F	DeviceID Register	Device ID	R	<a href="#">Go</a>
0x31/30	ChargeOption1 Register	Charge Option 1	R/W	<a href="#">Go</a>
0x33/32	ChargeOption2 Register	Charge Option 2	R/W	<a href="#">Go</a>
0x35/34	ChargeOption3 Register	Charge Option 3	R/W	<a href="#">Go</a>
0x37/36	ProchotOption0 Register	PROCHOT Option 0	R/W	<a href="#">Go</a>
0x39/38	ProchotOption1 Register	PROCHOT Option 1	R/W	<a href="#">Go</a>
0x3B/3A	ADCOption Register	ADC Option	R/W	<a href="#">Go</a>
0x3D/3C	ChargeOption4 Register	Charge Option 4	R/W	<a href="#">Go</a>
0x3F/3E	V <sub>MIN</sub> ActiveProtection Register	V <sub>MIN</sub> Active Protection	R/W	<a href="#">Go</a>

## REGISTER AND DATA

Bit Types:

R/W: Read/Write bit(s)

R: Read only bit(s)

RC: Bit(s) cleared to 0 by being read

PORV: Power-On Reset Value

n: Parameter code formed by the bits as an unsigned binary number.

## Setting Charge and nPROCHOT Options

ChargeOption0 Register (I<sup>2</sup>C Address = 0x01/00) [Reset = 0xE70E]Table 7. ChargeOption0 Register Details (I<sup>2</sup>C Address = 0x01)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	EN_LWPWR	Low Power Mode Enable 0 = Disable low power mode. With battery-only, the current/power monitor buffer, nPROCHOT, and comparator follow register setting 1 = Enable low power mode. With battery-only, the device enters low power mode for lowest quiescent current. The LDO of REGN is turned off. IBAT function, PSYS function and ADC are disabled. Independent comparator and nPROCHOT refer to <b>nPROCHOT during Low Power Mode</b> section (default)	1	R/W
D[6:5]	WDTMR_ADJ[1:0]	Watchdog Timer Adjust 00 = Disable watchdog timer 01 = 5s 10 = 88s 11 = 175s (default) Set maximum delay between consecutive I <sup>2</sup> C write of charge voltage or charge current command. If a write on the MaxChargeVoltage register or the ChargeCurrent register is not done within the watchdog period, the watchdog timer expires, and the charger will be suspended (the ChargeCurrent register resets to 0mA). The watchdog timer that is time out will be reset with the first write to ChargeCurrent register, MaxChargeVoltage register or WDTMR_ADJ[1:0]. The charger will resume if the proper values are written.	11	R/W
D[4]	IDPM_AUTO_DISABLE	IDPM Auto Disable 0 = Disable the IDPM auto disable function. CELL_BATPRESZ going low will not disable IDPM (default) 1 = Enable the IDPM auto disable function. CELL_BATPRESZ going low will disable IDPM If CELL_BATPRESZ pin is low, the IDPM function will be disabled automatically by setting EN_IDPM bit = 0. The IDPM function can be enabled later by writing EN_IDPM bit = 1.	0	R/W
D[3]	OTG_ON_CHRGOK	Add OTG to CHRG_OK 0 = Disable (default) 1 = Enable In OTG mode, drive CHRG_OK to high.	0	R/W
D[2]	EN_OOA	Out-of-Audio Enable 0 = No lower limit for PSM burst frequency 1 = Limit PSM burst frequency to above 25kHz for avoiding audio noise (default)	1	R/W
D[1]	PWM_FREQ	Switching Frequency Selection Bit (Choose Based on the Inductor Value) 0 = 800kHz 1 = 430kHz (default) 800kHz is recommended for 2.2 $\mu$ H or 3.3 $\mu$ H. 430kHz is recommended for 4.7 $\mu$ H. This bit is only active when REG0x08[1] = 0.	1	R/W
D[0]	LOW_PTM_RIPPLE	Reduce the Input Voltage and Current Ripple in PTM Mode 0 = Disable 1 = Enable (default)	1	R/W

## REGISTER AND DATA (continued)

Table 8. ChargeOption0 Register Details (I<sup>2</sup>C Address = 0x00)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	EN_CMP_LATCH	This bit will latch the Independent comparator output after it is triggered at low state. If enabled in PROCHOT profile PROCHOT_PROFILE_COMP = 1, STAT_COMP bit keep 1 after triggered until read by host and clear. 0 = Independent comparator output will not latch when it is low (default) 1 = Independent comparator output will latch when it is low, host can clear CMPOUT pin by toggling this bit	0	R/W
D[6]	VSYS_UVP_ENZ	System Under-Voltage Protection (UVP) Disable Bit 0 = Enable UVP (default) 1 = Disabled UVP	0	R/W
D[5]	EN_LEARN	In LEARN mode, the battery is allowed to discharge while the adapter is present. Over a complete discharge/charge cycle, the battery gauge is calibrated. When V <sub>BAT</sub> falls below the battery depletion threshold, the power supply of the system needs to be switched from battery to the input adapter by the host. The device exits LEARN mode and this bit is reset to 0 when CELL_BATPRESZ pin is low. 0 = Disable LEARN mode (default) 1 = Enable LEARN mode	0	R/W
D[4]	IADPT_GAIN	IADPT Amplifier Gain Ratio Selection Bit 0 = 20 $\times$ (default) 1 = 40 $\times$ The ratio of IADPT voltage to the sense voltage across ACP and ACN.	0	R/W
D[3]	IBAT_GAIN	IBAT Amplifier Gain Ratio Selection Bit 0 = 8 $\times$ 1 = 16 $\times$ (default) The ratio of IBAT voltage to the sense voltage across SRP and SRN.	1	R/W
D[2]	EN_LDO	LDO Mode Enable 0 = Disable LDO mode. BATFET is fully on and charge current follows the ChargeCurrent register setting even when battery voltage is below the programmed minimum system voltage setting in MinSystemVoltage register 1 = Enable LDO mode. BATFET is in LDO mode and pre-charge current follows the ChargeCurrent register setting and is clamped below 384mA (2-cell to 6-cell). The system is regulated at the minimum system voltage (default)	1	R/W
D[1]	EN_IDPM	IDPM Enable 0 = Disable IDPM 1 = Enable IDPM (default)	1	R/W
D[0]	CHRG_INHIBIT	Charge Inhibit 0 = Enable charge (default) 1 = Inhibit charge The device starts charging battery depending on the valid charge current and charge voltage programmed in registers if this bit is 0.	0	R/W

## REGISTER AND DATA (continued)

ChargeOption1 Register (I<sup>2</sup>C Address = 0x31/30) [Reset = 0x3F00]Table 9. ChargeOption1 Register Details (I<sup>2</sup>C Address = 0x31)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	EN_IBAT	IBAT Output Buffer Enable 0 = Disable IBAT buffer to minimize $I_Q$ (default) 1 = Enable IBAT buffer IBAT buffer is disabled even this bit is 1 if EN_LWPWR bit = 1.	0	R/W
D[6]	EN_PROCHOT_LPWR	Enable nPROCHOT during Battery-Only Low Power Mode 0 = Disable low power nPROCHOT (default) 1 = Enable VSYS monitor low power nPROCHOT With battery-only, enable VSYS monitor in nPROCHOT with low power consumption, refer to <b><i>nPROCHOT during Low Power Mode</i></b> section. When adapter is present, this function should be disabled.	0	R/W
D[5:4]	PSYS_CONFIG[1:0]	PSYS Enable and Definition Register Enable PSYS sensing circuit and output buffer (whole PSYS circuit). In low power mode (EN_LWPWR = 1), PSYS sensing and buffer are always disabled regardless of this bit value. 00 = PSYS = PBUS + PBAT 01 = PSYS = PBUS 10 = Reserved 11 = Turn off PSYS buffer to minimize $I_Q$ (default)	11	R/W
D[3]	RSNS_RAC	Input Sense Resistor $R_{AC}$ 0 = 10m $\Omega$ 1 = 5m $\Omega$ (default)	1	R/W
D[2]	RSNS_RSR	Charge Sense Resistor $R_{SR}$ 0 = 10m $\Omega$ 1 = 5m $\Omega$ (default)	1	R/W
D[1]	PSYS_RATIO	PSYS Gain Ratio 0 = 0.25 $\mu$ A/W 1 = 1 $\mu$ A/W (default) The ratio of PSYS output current to the total power of input and battery.	1	R/W
D[0]	EN_FAST_5MOHM	IIN_HOST Extension Bit 0 = IIN_HOST DAC can be extended up to 10A under 5m $\Omega$ $R_{AC}$ (RSNS_RAC = 1b), writing IIN_HOST value higher than 10A will be neglected 1 = IIN_HOST DAC is clamped at 6.4A under 5m $\Omega$ $R_{AC}$ (RSNS_RAC = 1b), writing IIN_HOST value higher than 6.4A will be neglected (default) If IADPT pin is configured larger than 160k $\Omega$ , this bit is disabled regardless of this bit value.	1	R/W

## REGISTER AND DATA (continued)

Table 10. ChargeOption1 Register Details (I<sup>2</sup>C Address = 0x30)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	CMP_REF	Internal Reference Voltage of Independent Comparator 0 = 2.3V (default) 1 = 1.2V	0	R/W
D[6]	CMP_POL	Output Polarity of Independent Comparator 0 = Negative. CMPOUT is low when CMPIN is above internal reference threshold (internal hysteresis) (default) 1 = Positive. CMPOUT is low when CMPIN is below internal reference threshold (external hysteresis)	0	R/W
D[5:4]	CMP_DEG[1:0]	Deglitch Time of Independent Comparator 00 = Enable independent comparator with 5µs output deglitch time (default) 01 = Enable independent comparator with 2ms output deglitch time 10 = Enable independent comparator with 20ms output deglitch time 11 = Enable independent comparator with 5s output deglitch time Only applied to the CMPOUT falling edge (HIGH → LOW).	00	R/W
D[3]	FORCE_CONV_OFF	Force Converter Off Function When independent comparator triggers, (CMPOUT pin pulled down) converter latches off, at the same time, CHRG_OK signal goes LOW to notify the system. Charge current is also set to zero internally, but charge current register setting keeps the same. To get out of converter latches off, firstly set FORCE_CONV_OFF = 0 and secondly read clear the Fault Force_Converter_Off status. 0 = Disable this function (default) 1 = Enable this function	0	R/W
D[2]	EN_PTM	PTM Enable 0 = Disable PTM (default) 1 = Enable PTM	0	R/W
D[1]	EN_SHIP_DCHG	Discharge Battery for Shipping Mode 0 = Disable shipping mode (default) 1 = Enable shipping mode When set to 1, discharge battery with 20mA discharge current in 140ms. After the 140ms period, this bit is reset to 0.	0	R/W
D[0]	AUTO_WAKEUP_EN	Auto Wakeup Enable 0 = Disable (default) 1 = Enable When set to 1, if battery voltage is below the minimum system voltage programmed in MinSystemVoltage register, wake-up charge with 128mA (with 5mΩ Sense Resistor) charge current for 30mins is automatically enabled. When VBAT exceeds the minimum system voltage, this bit is reset to 0 and the wake-up charge is terminated. Writing a non-zero charge current in ChargeCurrent register also resets this bit to 0.	0	R/W

## REGISTER AND DATA (continued)

ChargeOption2 Register (I<sup>2</sup>C Address = 0x33/32) [Reset = 0x00B7]Table 11. ChargeOption2 Register Details (I<sup>2</sup>C Address = 0x33)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:6]	PKPWR_TOVLD_DEG[1:0]	Input Overload Time in Peak Power Mode 00 = 1ms (default) 01 = 2ms 10 = 5ms 11 = 10ms	00	R/W
D[5]	EN_PKPWR_IDPM	Enable Input Current Overshoot to Trigger Peak Power Mode 0 = Disable input current overshoot to trigger peak power mode (default) 1 = Enable input current overshoot to trigger peak power mode If both EN_PKPWR_IDPM and EN_PKPWR_VSYS are 0, the peak power mode is disabled. These bits are both reset to 0 when adapter removal.	0	R/W
D[4]	EN_PKPWR_VSYS	Enable System Voltage Under-Shoot to Trigger Peak Power Mode 0 = Disable system voltage under-shoot to trigger peak power mode (default) 1 = Enable system voltage under-shoot to trigger peak power mode If both EN_PKPWR_IDPM and EN_PKPWR_VSYS are 0, the peak power mode is disabled. These bits are both reset to 0 when adapter removal.	0	R/W
D[3]	STAT_PKPWR_OVLD	Indicator that the device is in overloading cycle. Write 0 to get out of overloading cycle. 0 = Not in peak power mode (default) 1 = In peak power mode	0	R/W
D[2]	PKPWR_RELAX_STAT	Status bit indicates that it is in relax cycle. Write 0 to this bit to exit the relax cycle. 0 = Not in relax cycle (default) 1 = In relax cycle	0	R/W
D[1:0]	PKPWR_TMAX[1:0]	Peak Power Mode Overload and Relax Cycle Time 00 = 20ms (default) 01 = 40ms 10 = 80ms 11 = 1s	00	R/W

Table 12. ChargeOption2 Register Details (I<sup>2</sup>C Address = 0x32)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	EN_EXTILIM	Enable ILIM_HIZ Pin to Set External Input Current Limit 0 = Disable ILIM_HIZ pin to set external input current limit 1 = Enable ILIM_HIZ pin to set external input current limit. The actual input current limit is set by the lower value of external input current limit, IIN_DPM and IIN_HOST registers (default)	1	R/W
D[6]	EN_ICHG_IDCHG	0 = IBAT pin output represents discharge current (default) 1 = IBAT pin output represents charge current	0	R/W
D[5]	Q2_OCP	Q2 OCP Threshold Sensed by Q2 V <sub>DS</sub> Voltage 0 = 210mV 1 = 150mV (default) It is the valley current limit for Q2.	1	R/W
D[4]	ACX_OCP	Input Current OCP Threshold Sensed by the Voltage across ACP and ACN 0 = 280mV (RSNS_RAC = 0) / 200mV (RSNS_RAC = 1) 1 = 150mV (RSNS_RAC = 0) / 100 mV (RSNS_RAC = 1) (default) It is the peak current limit for Q1.	1	R/W
D[3]	EN_ACOC	ACOC Enable 0 = Disable ACOC (default) 1 = Enable ACOC If ACOC is detected, the converter is disabled.	0	R/W
D[2]	ACOC_VTH	ACOC Limit (Adapter Average Current as Percentage of ILIM2) 0 = 133% 1 = 200% (default)	1	R/W
D[1]	EN_BATOC	Battery Discharge Over-Current (BATOC) Enable 0 = Disable BATOC 1 = Enable BATOC (default) If BATOC is detected, the converter is disabled.	1	R/W
D[0]	BATOC_VTH	Battery Discharge Over-Current Threshold Sensed by the Voltage across SRN and SRP (As Percentage of IDCHG_VTH[5:0]) 0 = 133% 1 = 200% (default)	1	R/W

## REGISTER AND DATA (continued)

ChargeOption3 Register (I<sup>2</sup>C Address = 0x35/34) [Reset = 0x0434]Table 13. ChargeOption3 Register Details (I<sup>2</sup>C Address = 0x35)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	EN_HIZ	HIZ Mode Enable 0 = Disable HIZ mode (default) 1 = Enable HIZ mode In HIZ mode, the device operates with the low quiescent current. And the system is powered from battery when the input source is present. During this mode, the LDO of REGN is enabled.	0	R/W
D[6]	RESET_REG	Reset Registers All the registers are reset to default except VINDPM register. 0 = Idle (default) 1 = Reset the registers to default. This bit is reset to 0 after reset  Using this bit to reset the registers to default is not recommended when the battery voltage is below minimal system voltage or in battery removal.	0	R/W
D[5]	RESET_VINDPM	Reset VINDPM Threshold 0 = Idle (default) 1 = Temporary disable the converter to measure VINDPM threshold. After the measurement is done, this bit is reset to 0 and converter restarts	0	R/W
D[4]	EN_OTG	OTG Enable 0 = Disable OTG (default) 1 = Enable OTG	0	R/W
D[3]	EN_ICO_MODE	Enable ICO 0 = Disable ICO (default) 1 = Enable ICO	0	R/W
D[2]	EN_PORT_CTRL	Enable BATFET Control 0 = Disable BATFET control pin by HIZ BATDRV pin 1 = Enable BATFET control pin by activate BATDRV pin (default)	1	R/W
D[1]	EN_VSYS_MIN_SOFT_SR	Enable VSYS_MIN Soft Slew Rate Transition 0 = Disable VSYS_MIN soft slew rate transition (default) 1 = Enable VSYS_MIN soft slew rate transition (1LSB/8μs = 12.5mV/μs)	0	R/W
D[0]	EN_OTG_BIGCAP	Enable OTG Compensation for VBUS Effective Capacitance Larger than 33μF 0 = Disable OTG large VBUS capacitance compensation (recommended for VBUS effective capacitance smaller than 33μF) (default) 1 = Enable OTG large VBUS capacitance compensation (recommended for VBUS effective capacitance larger than 33μF)	0	R/W

Table 14. ChargeOption3 Register Details (I<sup>2</sup>C Address = 0x34)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	BATFET_ENZ	Turn Off BATFET under Battery-Only Mode If charger is not in battery-only mode this bit is not allowed to be written to 1. Under battery-only OTG mode, this bit is forced to be 0b. 0 = Not force turn off BATFET (default) 1 = Force turn off BATFET	0	R/W
D[6]	EN_CON_VAP	Enable the Conservative VAP Mode 0 = Disabled. When $V_{VSYN} < V_{VSYN\_TH2}$ , generate an nPROCHOT pulse if PROCHOT_PROFILE_VSYS bit = 1 (default) 1 = Enabled. When $V_{VBUS} < V_{VBUS\_CONVENZ}$ and $V_{VSYN} < V_{VSYN\_TH2}$ generate an nPROCHOT pulse if PROCHOT_PROFILE_VSYS bit = 1	0	R/W
D[5]	OTG_VAP_MODE	OTG/VAP Pin Control Selection 0 = The OTG/VAP pin controls the Enable/Disable of VAP 1 = The OTG/VAP pin controls the Enable/Disable of OTG (default)	1	R/W
D[4:3]	IL_AVG[1:0]	Inductor Average Current Clamp Selection 00 = 6A 01 = 10A 10 = 15A (default) 11 = Disabled	10	R/W
D[2]	CMP_EN	Enable Independent Comparator with Effective Low 0 = Disabled 1 = Enabled (default)	1	R/W
D[1]	BATFETOFF_HIZ	BATFET On/Off during HIZ Mode 0 = On (default) 1 = Off	0	R/W
D[0]	PSYS_OTG_IDCHG	PSYS Function during OTG Mode 0 = PSYS reports the battery discharge power minus OTG output power (default) 1 = PSYS reports the battery discharge power only	0	R/W

## REGISTER AND DATA (continued)

ChargeOption4 Register (I<sup>2</sup>C Address = 0x3D/3C) [Reset = 0x0048]Table 15. ChargeOption4 Register Details (I<sup>2</sup>C Address = 0x3D)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:5]	VSYS_UVP[2:0]	VSYS under-voltage lockout after UVP is triggered the charger enters hiccup mode, and then the charger is latched off if the restart fails 7 times in 90s The hiccup mode during the UVP can be disabled by setting 0x00[6] VSYS_UVP_ENZ = 1. 000 = 2.4V (default) 001 = 3.2V 010 = 4.0V 011 = 4.8V 100 = 5.6V 101 = 6.4V 110 = 7.2V 111 = 8.0V	000	R/W
D[4:3]	EN_DITHER[1:0]	Frequency Dither Configuration 00 = Disable Dithering (default) 01 = Dither 1X ( $\pm 2\%$ f <sub>sw</sub> dithering range) 10 = Dither 2X ( $\pm 4\%$ f <sub>sw</sub> dithering range) 11 = Dither 3X ( $\pm 6\%$ f <sub>sw</sub> dithering range)	00	R/W
D[2]	VSYS_UVP_NO_HICCUP	Disable VSYS_UVP Hiccup Mode Operation 0 = Enable VSYS_UVP Hiccup mode (default) 1 = Disable VSYS_UVP Hiccup mode	0	R/W
D[1]	PROCHOT_PROFILE_VBUS_VAP	VBUS_VAP PROCHOT Profile 0 = disable (default) 1 = enable	0	R/W
D[0]	STAT_VBUS_VAP	PROCHOT Profile VBUS_VAP Status Bit The status is latched until a read from host. 0 = Not triggered (default) 1 = Triggered	0	RC

Table 16. ChargeOption4 Register Details (I<sup>2</sup>C Address = 0x3C)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:6]	IDCHG_DEG2[1:0]	Battery Discharge Current Limit 2 Deglitch Time (Minimum Value) 00 = 100 $\mu$ s 01 = 1.6ms (default) 10 = 6ms 11 = 12ms	01	R/W
D[5:3]	IDCHG_TH2[2:0]	Note IDCHG_TH2 setting higher than 32256mA should lose accuracy derating between target value and 32256mA. (Recommend not to set higher than 20A for 1-cell OTG boost operation.) 000 = 125% IDCHG_TH1 001 = 150% IDCHG_TH1 (default) 010 = 175% IDCHG_TH1 011 = 200% IDCHG_TH1 100 = 250% IDCHG_TH1 101 = 300% IDCHG_TH1 110 = 350% IDCHG_TH1 111 = 400% IDCHG_TH1	001	R/W
D[2]	PROCHOT_PROFILE_IDCHG2	IDCHG2 PROCHOT Profile 0 = disable (default) 1 = enable	0	R/W
D[1]	STAT_IDCHG2	The status is latched until a read from host. 0 = Not triggered (default) 1 = Triggered	0	RC
D[0]	STAT_PTM	PTM Operation Status Bit Monitor 0 = Not in PTM operation (default) 1 = In PTM operation	0	R

## REGISTER AND DATA (continued)

ProchotOption0 Register (I<sup>2</sup>C Address = 0x37/36) [Reset = 0x4A81 (2-cell to 6-cell)]Table 17. ProchotOption0 Register Details (I<sup>2</sup>C Address = 0x37)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:3]	ILIM2_VTH[4:0]	$I_{LIM2}$ Threshold Sensed by the Voltage between ACP and ACN (As Percentage of the Value Setting in IIN_HOST Register) 00001 - 11001 = 110% - 230%, step 5% 11010 - 11110 = 250% - 450%, step 50% 11111 = Out of range (ignored) Default: 150%, or 01001	0 1001	R/W
D[2:1]	ICRIT_DEG[1:0]	ICRIT Deglitch Time to Trigger nPROCHOT $I_{CRIT}$ is 110% of $I_{LIM2}$ . 00 = 15 $\mu$ s 01 = 100 $\mu$ s (default) 10 = 400 $\mu$ s (500 $\mu$ s MAX) 11 = 800 $\mu$ s (1ms MAX)	01	R/W
D[0]	PROCHOT_VDPM_80_90	Lower Threshold of the PROCHOT_VDPM Comparator (As Percentage of VINDPM Threshold) 0 = 83% (default) 1 = 91% The threshold of the PROCHOT_VDPM comparator is determined by this bit if LOWER_PROCHOT_VDPM bit = 1.	0	R/W

Table 18. ProchotOption0 Register Details (I<sup>2</sup>C Address = 0x36)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:2]	VSYS_TH1[5:0]	VSYS Threshold to Discharge VBUS in VAP Mode In VAP mode, when the VSYS pin voltage is below this threshold with fixed 5 $\mu$ s deglitch time, VBUS starts to discharge. For 2-cell to 6-cell batteries: 000000 - 111111 = 3.2V - 9.5V with 0.1V step Default: 0b100000, $V_{SYS\_TH1}$ = 6.4V	10 0000	R/W
D[1]	INOM_DEG	INOM Deglitch Time 0 = 1ms (MAX) (default) 1 = 50ms (MAX 60ms) INOM is 110% of the input current limit setting in IIN_HOST register. When the current sensed by voltage across ACP and ACN is above INOM with this deglitch time, INOM is triggered.	0	R/W
D[0]	LOWER_PROCHOT_VDPM	Lower Threshold of the PROCHOT_VDPM Comparator Enable 0 = Disable. The PROCHOT_VDPM comparator threshold follows the InputVoltage register setting 1 = Enable. The PROCHOT_VDPM comparator threshold is lower and determined by PROCHOT_VDPM_80_90 bit setting (default)	1	R/W

## REGISTER AND DATA (continued)

ProchotOption1 Register (I<sup>2</sup>C Address = 0x39/38) [Reset = 0x41A0]

When the bit in REG0x38 is set to 0, the nPROCHOT pin will not be pulled low when the associated event happens, and the event will not be reported in ProchotStatus[7:0] register (I<sup>2</sup>C address = 0x22).

Table 19. ProchotOption1 Register Details (I<sup>2</sup>C Address = 0x39)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:2]	IDCHG_VTH[5:0]	IDCHG Threshold with 5mΩ Sense Resistor IDCHG is measured by the sensed voltage between SRN and SRP. IDCHG is triggered when the discharge current is above this threshold. Range from 0A to 64512mA with 1024mA step. If the value is programmed to 000000b, PROCHOT is always triggered. Default: 010000b or 16256mA	010 000	R/W
D[1:0]	IDCHG_DEG[1:0]	IDCHG Deglitch Time 00 = 78ms 01 = 1.25s (default) 10 = 5s 11 = 20s	01	R/W

Table 20. ProchotOption1 Register Details (I<sup>2</sup>C Address = 0x38)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	PROCHOT_PROFILE_VDPM	Enable PROCHOT_PROFILE_VDPM 0 = Disable 1 = Enable (default) This bit detects the VBUS voltage.	1	R/W
D[6]	PROCHOT_PROFILE_COMP	Enable PROCHOT_PROFILE_COMP 0 = Disable (default) 1 = Enable	0	R/W
D[5]	PROCHOT_PROFILE_ICRIT	Enable PROCHOT_PROFILE_ICRIT 0 = Disable 1 = Enable (default)	1	R/W
D[4]	PROCHOT_PROFILE_INOM	Enable PROCHOT_PROFILE_INOM 0 = Disable (default) 1 = Enable	0	R/W
D[3]	PROCHOT_PROFILE_IDCHG	Enable PROCHOT_PROFILE_IDCHG 0 = Disable (default) 1 = Enable	0	R/W
D[2]	PROCHOT_PROFILE_VSYS	Enable PROCHOT_PROFILE_VSYS 0 = Disable (default) 1 = Enable (one-shot trigger) When the device enters the VAP mode, PROCHOT_PROFILE_VSYS bit will be automatically set to 1.	0	R/W
D[1]	PROCHOT_PROFILE_BATPRES	Enable PROCHOT_PROFILE_BATPRES 0 = Disable (default) 1 = Enable (one-shot falling edge triggered) If PROCHOT_PROFILE_BATPRES is enabled in nPROCHOT after the battery removal, one-shot nPROCHOT pulse will be send immediately.	0	R/W
D[0]	PROCHOT_PROFILE_ACOK	Enable PROCHOT_PROFILE_ACOK 0 = Disable (default) 1 = Enable (one-shot trigger) This bit detects adapter removal.	0	R/W

## REGISTER AND DATA (continued)

## Charge and nPROCHOT Status

ChargerStatus Register (I<sup>2</sup>C Address = 0x21/20) [Reset = 0x0000]Table 21. ChargerStatus Register Details (I<sup>2</sup>C Address = 0x21)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	AC_STAT	0 = Input not present (default) 1 = Input is present	0	R
D[6]	ICO_DONE	The bit is set to 1 when the ICO routine is successfully executed. 0 = ICO is not complete (default) 1 = ICO is complete	0	R
D[5]	IN_VAP	0 = Not in VAP mode (default) 1 = In VAP mode	0	R
D[4]	IN_VINDPM	0 = Not in VINDPM during the forward mode, or not in voltage regulation during OTG mode (default) 1 = In VINDPM during the forward mode, or in voltage regulation during OTG mode	0	R
D[3]	IN_IINDPM	0 = Not in IINDPM (default) 1 = In IINDPM	0	R
D[2]	IN_FCHRG	0 = Not in fast charge (default) 1 = In fast charger	0	R
D[1]	IN_PCHRG	0 = Not in pre-charge (default) 1 = In pre-charge	0	R
D[0]	IN_OTG	0 = Not in OTG (default) 1 = In OTG	0	R

Table 22. ChargerStatus Register Details (I<sup>2</sup>C Address = 0x20)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Fault ACOV	0 = No fault (default) 1 = ACOV fault has occurred. After the ACOV fault disappears, host reads this bit to reset it to 0	0	RC
D[6]	Fault BATOC	BATOC fault is latched until a read from host. During normal operation, this bit indicates BATOC fault only. However, this bit indicates both BATOVP and BATOC in PTM mode. This bit is not effective when EN_BATOC = 0b. 0 = No fault (default) 1 = BATOC fault has occurred. After the BATOC fault disappears, host reads this bit to reset it to 0	0	RC
D[5]	Fault ACOC	0 = No fault (default) 1 = ACOC fault has occurred. After the ACOC fault disappears, host reads this bit to reset it to 0	0	RC
D[4]	SYSOVP_STAT	SYSOVP Status and Clear Bit 0 = Not in SYSOVP (default) 1 = SYSOVP has occurred. During SYSOVP, the converter is disabled. To clear SYSOVP condition and re-enable the converter (after OVP cleared), the adapter must be unplugged or this bit must be reset to 0 by the host.	0	R/W
D[3]	Fault VSYS_UVP	VSYS_UVP fault status and clear. VSYS_UVP fault is latched until a clear from host by writing this bit to 0. 0 = No fault (default) 1 = VSYS UVP Fault has occurred (VSYS_UVP_ENZ = 0), VSYS_UVP 7 times restarts fail fault has occurred. Host writes this bit to 0 to clear the VSYS_UVP latch	0	R/W
D[2]	Fault Force_Converter_Off	The status is latched if triggered until a read from host. 0 = No fault (default) 1 = Force converter off triggered (when FORCE_CONV_OFF (REG0x30[3] = 1)	0	RC
D[1]	Fault_OTG_OVP	0 = No fault (default) 1 = OTG OVP fault has occurred. After the OTG OVP fault disappears, host reads this bit to reset it to 0	0	RC
D[0]	Fault_OTG_UVP	0 = No fault (default) 1 = OTG UVP fault has occurred. After the OTG UVP fault disappears, host reads this bit to reset it to 0	0	RC

## REGISTER AND DATA (continued)

ProchotStatus Register (I<sup>2</sup>C Address = 0x23/22) [Reset = 0xB800]Table 23. ProchotStatus Register Details (I<sup>2</sup>C Address = 0x23)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	1	R
D[6]	EN_PROCHOT_EXT	nPROCHOT Pulse Extension Enable 0 = Disable (default) 1 = Enable When it is enabled, the nPROCHOT pin voltage keeps low until PROCHOT_CLEAR bit = 0 is written.	0	R/W
D[5:4]	PROCHOT_WIDTH[1:0]	Minimum nPROCHOT Pulse Width when EN_PROCHOT_EXT Bit = 0 00 = 100µs 01 = 1ms 10 = 5ms 11 = 10ms (default)	11	R/W
D[3]	PROCHOT_CLEAR	nPROCHOT Pulse Clear when EN_PROCHOT_EXT Bit = 1 0 = Clear nPROCHOT pulse and drive nPROCHOT pin high 1 = Idle (default)	1	R/W
D[2]	TSHUT	TDIE Thermal Shutdown Fault Status Bit 0 = No TDIE thermal shutdown fault (default) 1 = Device in TDIE thermal shutdown fault status After the TSHUT fault disappears, the host reads this bit to reset it to 0.	0	RC
D[1]	STAT_VAP_FAIL	The failure that charging VBUS for 7 consecutive times in VAP mode shows either VBAT is too low to enter VAP mode, or the VAP load current is set too high. 0 = Not in VAP failure (default) 1 = In VAP failure, charger exits VAP mode automatically (OTG_VAP_MODE bit = 1), and latches off until the host resets this bit to 0	0	R/W
D[0]	STAT_EXIT_VAP	In VAP mode, the charger can exit VAP mode by either being disabled through host, or any charger faults occurs. 0 = STAT_EXIT_VAP is not active (default) 1 = STAT_EXIT_VAP is active. nPROCHOT pin keeps low until host writes 0 to this bit	0	R/W

Table 24. ProchotStatus Register Details (I<sup>2</sup>C Address = 0x22)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	STAT_VDPM	0 = Not triggered (default) 1 = Triggered. nPROCHOT pin keeps low until host writes 0 to this bit when PROCHOT_PROFILE_VDPM bit = 1	0	R/W
D[6]	STAT_COMP	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse when PROCHOT_PROFILE_COMP bit = 1. After CMPOUT pin goes high, host reads this bit to reset it to 0	0	RC
D[5]	STAT_ICRIT	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse when PROCHOT_PROFILE_ICRIT bit = 1. After adapter peak current falls below 110% of $I_{LIM2}$ , host reads this bit to reset it to 0	0	RC
D[4]	STAT_INOM	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse when PROCHOT_PROFILE_INOM bit = 1. After adapter average current falls below 110% of $I_{INDPM}$ , host reads this bit to reset it to 0	0	RC
D[3]	STAT_IDCHG	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse when PROCHOT_PROFILE_IDCHG bit = 1. After battery discharge current falls below IDCHG_VTH, host reads this bit to reset it to 0	0	RC
D[2]	STAT_VSYS	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse (one shot trigger, not extend with the fault condition) when PROCHOT_PROFILE_VSYS bit = 1. Host reads this bit to reset it to 0	0	RC
D[1]	STAT_Battery_Removal	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse (one shot trigger, not extend with the fault condition) when PROCHOT_PROFILE_BATPRES bit = 1. Host reads this bit to reset it to 0	0	RC
D[0]	STAT_Adapter_Removal	0 = Not triggered (default) 1 = Triggered. Generate an nPROCHOT pulse (one shot trigger, not extend with the fault condition) when PROCHOT_PROFILE_ACOK bit = 1. After $V_{VBUS} > V_{VBUS\_CONVEN}$ and CHRG_OK pin goes high, host reads this bit to reset it to 0	0	RC

## REGISTER AND DATA (continued)

### ChargeCurrent Register

Charge current is set in ChargeCurrent register (REG0x03/02). When a 5mΩ sense resistor is used, the charge current range is 128mA to 16.256A with 128mA resolution. While if a 10mΩ sense resistor is used, the charge current range is 64mA to 8.128A with 64mA resolution.

The ChargeCurrent register will be set to 0A when:

1. Auto wakeup is not active after POR.
2. The CELL\_BATPRESZ goes low.
3. Write MaxChargeVoltage register to 0.
4. Set RESET\_REG = 1 to reset all registers.
5. Adapter plugs out.
6. Watchdog timer out.

The default current sense resistor  $R_{SR}$  between SRP and SRN is 5mΩ, other value resistor can also be used. Larger sense resistor will increase the regulation accuracy but increase the conduction loss at the same time, thus values above 20mΩ are not recommended.

### Battery Pre-Charge Current Clamp

In pre-charge, BATFET operates in linear (LDO) mode when EN\_LDO bit = 1. For 2-cell to 6-cell batteries, VSYS voltage is regulated at minimum system voltage and the maximum pre-charge current is 384mA. For 1-cell battery, the pre-charge current is clamped at 384mA. When VBAT is above 3V but below minimum system voltage, the BATFET operates in LDO mode and the charge current is clamped at 2A.

### ChargeCurrent Register with 10mΩ Sense Resistor (I<sup>2</sup>C Address = 0x03/02) [Reset = 0x0000]

Table 25. ChargeCurrent Register with 10mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x03)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Internal use only. Do not modify this bit.	0	R/W
D[6:5]	PKPWR_TMAX2[1:0]	Peak Power Mode Overload and Relax Cycle Time 00 = The time follows the same PKPWR_TMAX[1:0] bits setting in ChargeOption2 Register (I <sup>2</sup> C Address = 0x33) (default) 01 = 100ms 10 = 500ms 11 = 1000ms	00	R/W
D[4]	Charge Current, Bit 6	0 = Add 0mA of charger current (default) 1 = Add 4096mA of charger current	0	R/W
D[3]	Charge Current, Bit 5	0 = Add 0mA of charger current (default) 1 = Add 2048mA of charger current	0	R/W
D[2]	Charge Current, Bit 4	0 = Add 0mA of charger current (default) 1 = Add 1024mA of charger current	0	R/W
D[1]	Charge Current, Bit 3	0 = Add 0mA of charger current (default) 1 = Add 512mA of charger current	0	R/W
D[0]	Charge Current, Bit 2	0 = Add 0mA of charger current (default) 1 = Add 256mA of charger current	0	R/W

Table 26. ChargeCurrent Register with 10mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x02)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Charge Current, Bit 1	0 = Add 0mA of charger current (default) 1 = Add 128mA of charger current	0	R/W
D[6]	Charge Current, Bit 0	0 = Add 0mA of charger current (default) 1 = Add 64mA of charger current	0	R/W
D[5:0]	Reserved	Internal use only. Do not modify this bit.	00 0000	R/W

## REGISTER AND DATA (continued)

ChargeCurrent Register with 5mΩ Sense Resistor (I<sup>2</sup>C Address = 0x03/02) [Reset = 0x0000]Table 27. ChargeCurrent Register with 5mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x03)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Internal use only. Do not modify this bit.	0	R/W
D[6:5]	PKPWR_TMAX2[1:0]	Peak Power Mode Overload and Relax Cycle Time 00 = The time follows the same PKPWR_TMAX[1:0] bits setting in ChargeOption2 Register (I <sup>2</sup> C Address = 0x33) (default) 01 = 100ms 10 = 500ms 11 = 1000ms	00	R/W
D[4]	Charge Current, Bit 6	0 = Add 0mA of charger current (default) 1 = Add 8192mA of charger current	0	R/W
D[3]	Charge Current, Bit 5	0 = Add 0mA of charger current (default) 1 = Add 4096mA of charger current	0	R/W
D[2]	Charge Current, Bit 4	0 = Add 0mA of charger current (default) 1 = Add 2048mA of charger current	0	R/W
D[1]	Charge Current, Bit 3	0 = Add 0mA of charger current (default) 1 = Add 1024mA of charger current	0	R/W
D[0]	Charge Current, Bit 2	0 = Add 0mA of charger current (default) 1 = Add 512mA of charger current	0	R/W

Table 28. ChargeCurrent Register with 5mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x02)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Charge Current, Bit 1	0 = Add 0mA of charger current (default) 1 = Add 256mA of charger current	0	R/W
D[6]	Charge Current, Bit 0	0 = Add 0mA of charger current (default) 1 = Add 128mA of charger current	0	R/W
D[5:0]	Reserved	Internal use only. Do not modify this bit.	00 0000	R/W

**REGISTER AND DATA (continued)****MaxChargeVoltage Register (I<sup>2</sup>C Address = 0x05/04) [Reset Value Based on CELL\_BATPRESZ Pin Setting]**

Charge voltage is set in MaxChargeVoltage register (REG0x05/04). The charge voltage range is 1.024V to 27.6V with 8mV resolution.

The MaxChargeVoltage register is set to 4200mV for 1-cell, 8400mV for 2-cell, 12600mV for 3-cell or 16800mV for 4-cell or 21000mV for 5-cell or 25200mV for 6-cell by default. After CHRG\_OK goes high, the charge will start depending on the charge current setting in ChargeCurrent register and the charge voltage setting in MaxChargeVoltage register. MaxChargeVoltage register needs to be set before ChargeCurrent register for correct battery voltage setting if battery voltage is different from 4.2V/cell. Writing MaxChargeVoltage register to 0 will set MaxChargeVoltage register to the corresponding value depending on CELL\_BATPRESZ pin (refer to Battery Cell Configuration section).

The battery voltage is sensed on SRN pin for regulation, and the battery should be placed as close to SRN pin as possible.

**Table 29. MaxChargeVoltage Register Details (I<sup>2</sup>C Address = 0x05)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	PURE_BUCK	0 = Normal operation (default) 1 = Entry Pure Buck operation	0	R/W
D[6]	Max Charge Voltage, Bit 11	0 = Add 0mV of charger voltage (default) 1 = Add 16384mV of charger voltage	0	R/W
D[5]	Max Charge Voltage, Bit 10	0 = Add 0mV of charger voltage (default) 1 = Add 8192mV of charger voltage	0	R/W
D[4]	Max Charge Voltage, Bit 9	0 = Add 0mV of charger voltage (default) 1 = Add 4096mV of charger voltage	0	R/W
D[3]	Max Charge Voltage, Bit 8	0 = Add 0mV of charger voltage (default) 1 = Add 2048mV of charger voltage	0	R/W
D[2]	Max Charge Voltage, Bit 7	0 = Add 0mV of charger voltage (default) 1 = Add 1024mV of charger voltage	0	R/W
D[1]	Max Charge Voltage, Bit 6	0 = Add 0mV of charger voltage (default) 1 = Add 512mV of charger voltage	0	R/W
D[0]	Max Charge Voltage, Bit 5	0 = Add 0mV of charger voltage (default) 1 = Add 256mV of charger voltage	0	R/W

**Table 30. MaxChargeVoltage Register Details (I<sup>2</sup>C Address = 0x04)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Max Charge Voltage, Bit 4	0 = Add 0mV of charger voltage (default) 1 = Add 128mV of charger voltage	0	R/W
D[6]	Max Charge Voltage, Bit 3	0 = Add 0mV of charger voltage (default) 1 = Add 64mV of charger voltage	0	R/W
D[5]	Max Charge Voltage, Bit 2	0 = Add 0mV of charger voltage (default) 1 = Add 32mV of charger voltage	0	R/W
D[4]	Max Charge Voltage, Bit 1	0 = Add 0mV of charger voltage (default) 1 = Add 16mV of charger voltage	0	R/W
D[3]	Max Charge Voltage, Bit 0	0 = Add 0mV of charger voltage (default) 1 = Add 8mV of charger voltage	0	R/W
D[2:0]	Reserved	Internal use only. Do not modify this bit.	000	R/W

## REGISTER AND DATA (continued)

## MinSystemVoltage Register

The minimum system voltage is set in MinSystemVoltage register (REG0x0D/0C). The minimum system voltage range is 1.0V to 25.5V with 100mV resolution. Any out-of-range write is ignored. The MinSystemVoltage register is set to 3.6V for 1-cell, 6.6V for 2-cell, 9.2V for 3-cell, 12.3V for 4-cell, 15.4V for 5-cell and 18.5V for 6-cell by default. Writing MinSystemVoltage register to 0 will set MinSystemVoltage register to the corresponding value depending on CELL\_BATPRESZ pin (refer to Battery Cell Configuration section).

## System Voltage Regulation

The system is separated from battery by BATFET, and the system is regulated above the minimum system voltage setting in MinSystemVoltage register even if the battery is completely depleted or removed.

The BATFET is in LDO mode and the system is regulated above  $V_{SYSMIN}$  when the battery voltage is below  $V_{SYSMIN}$ .

When the battery voltage is above  $V_{SYSMIN}$ , the BATFET is fully on (during charge or in the supplement mode) and the system voltage is regulated at battery voltage plus the  $V_{DS}$  of

BATFET. The BATFET is off and the system voltage is regulated at battery voltage plus about 200mV when the charge is disabled and not in supplement mode.

VSYS is shorted to SRP if BATFET is removed. At this condition, LDO mode must be disabled before starting converter. Follow the sequence below to configure charger.

1. Before the adapter is plugged in, set the charger into HIZ mode by pulling ILIM\_HIZ pin to ground or setting EN\_HIZ bit to 1.
2. Disable LDO mode by setting EN\_LDO bit to 0.
3. Disable auto-wakeup mode by setting AUTO\_WAKEUP\_EN bit to 0.
4. Make sure the battery voltage is set properly in MaxChargeVoltage register.
5. Set pre-charge/charge current in ChargeCurrent register.
6. Exit HIZ mode by releasing ILIM\_HIZ from ground and set EN\_HIZ bit to 0.

When exiting HIZ mode, the low input current limit (a few hundred millamps) should be set to avoid accidental SW mistakes.

MinSystemVoltage Register (I<sup>2</sup>C Address = 0x0D/0C) [Reset Value Based on CELL\_BATPRESZ Pin Setting]Table 31. MinSystemVoltage Register Details (I<sup>2</sup>C Address = 0x0D)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Minimum System Voltage, Bit 7	0 = Add 0mV of system voltage (default) 1 = Add 12800mV of system voltage	0	R/W
D[6]	Minimum System Voltage, Bit 6	0 = Add 0mV of system voltage (default) 1 = Add 6400mV of system voltage	0	R/W
D[5]	Minimum System Voltage, Bit 5	0 = Add 0mV of system voltage (default) 1 = Add 3200mV of system voltage	0	R/W
D[4]	Minimum System Voltage, Bit 4	0 = Add 0mV of system voltage (default) 1 = Add 1600mV of system voltage	0	R/W
D[3]	Minimum System Voltage, Bit 3	0 = Add 0mV of system voltage (default) 1 = Add 800mV of system voltage	0	R/W
D[2]	Minimum System Voltage, Bit 2	0 = Add 0mV of system voltage (default) 1 = Add 400mV of system voltage	0	R/W
D[1]	Minimum System Voltage, Bit 1	0 = Add 0mV of system voltage (default) 1 = Add 200mV of system voltage	0	R/W
D[0]	Minimum System Voltage, Bit 0	0 = Add 0mV of system voltage (default) 1 = Add 100mV of system voltage	0	R/W

Table 32. MinSystemVoltage Register Details (I<sup>2</sup>C Address = 0x0C)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	Reserved	Reserved.	0000 0000	R/W

## REGISTER AND DATA (continued)

### Input Current and Input Voltage Registers for Dynamic Power Management

The SGM41581 features dynamic power management (DPM). When the input current tries to exceed the input current limits or the input voltage tends to fall below the input voltage limit, the device gives priority to provide system load by reducing the battery charge current adequately to avoid the input parameter (voltage or current) exceeding the limit.

If the charge current is decreased and reached to zero, but the input is still overloaded, the system voltage starts to drop with the system load rising. When the system voltage drops below the battery voltage, the device operates in the supplement mode and the battery provides a portion of system power demand through BATFET.

### Input Current Limit Registers

The input current limit is set in IIN\_HOST register (REG0x0F/0E). With a 10mΩ sense resistor, the input current limit range is 50mA to 6350mA with 50mA resolution. The input current limit is reset to the default value when the adapter is removed, and the input current limit is 50mA when the IIN\_HOST register code is set to 0. The default nominal input current limit is 3.25A. Upon adapter removal, the input current limit is reset to the default value of 3.25A.

While with a 5mΩ sense resistor, the input current limit range is 100mA to 10000mA with 100mA resolution if IADPT pin resistor is larger than 160kΩ. Same input-current limit range applies to that IADPT pin resistor is smaller than 160kΩ and EN\_FAST\_5MOHM = 0. Input current limit range is 100mA to 6400mA, with 100mA resolution if IADPT pin resistor is smaller than 160kΩ and EN\_FAST\_5MOHM = 1, writing value higher than limitation will be neglected. And the input current limit is 100mA when the IIN\_HOST register code is set to 0. The default current limit is 3.2A. Upon adapter removal, the nominal input current limit is reset to the default value of 3.2A. The default current sense resistor R<sub>AC</sub> between ACP and ACN is 5mΩ, the other value resistor such as 10mΩ can also be used. Larger sense resistor will increase the regulation accuracy, but will increase the conduction loss at the same time.

External input current limit can be set by ILIM\_HIZ pin voltage using the following equation, in which I<sub>DPM</sub> is the target input current limit.

$$V_{ILIM\_HIZ} = 1V + 40 \times (V_{ACP} - V_{ACN}) = 1 + 40 \times I_{DPM} \times R_{AC} \quad (2)$$

Writing EN\_EXTILIM bit to 0 or pulling ILIM\_HIZ pin above 4.0V can disable ILIM\_HIZ pin.

## REGISTER AND DATA (continued)

IIN\_HOST Register with 10mΩ Sense Resistor (I<sup>2</sup>C Address = 0x0F/0E) [Reset = 0x4100]

Table 33. IIN\_HOST Register with 10mΩ Sense Resistor Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	0	R/W
D[6]	Input Current set by Host, Bit 6	0 = Add 0mA of input current 1 = Add 3200mA of input current (default)	1	R/W
D[5]	Input Current set by Host, Bit 5	0 = Add 0mA of input current (default) 1 = Add 1600mA of input current	0	R/W
D[4]	Input Current set by Host, Bit 4	0 = Add 0mA of input current (default) 1 = Add 800mA of input current	0	R/W
D[3]	Input Current set by Host, Bit 3	0 = Add 0mA of input current (default) 1 = Add 400mA of input current	0	R/W
D[2]	Input Current set by Host, Bit 2	0 = Add 0mA of input current (default) 1 = Add 200mA of input current	0	R/W
D[1]	Input Current set by Host, Bit 1	0 = Add 0mA of input current (default) 1 = Add 100mA of input current	0	R/W
D[0]	Input Current set by Host, Bit 0	0 = Add 0mA of input current 1 = Add 50mA of input current (default)	1	R/W
D[7:0]	Reserved	Reserved.	0000 0000	R

Table 34. IIN\_HOST Register with 10mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x0E)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	Reserved	Reserved.	0000 0000	R

NOTE: The low clamp value is 0b00000001.

When 10mΩ is used for both input and charge current sensing, the precharge current clamp is 384mA (2A for 1-cell if V<sub>SYSMIN</sub> > V<sub>BAT</sub> > 3V), the maximum IIN\_HOST setting is clamped at 6.35A, and the maximum charge current is clamped at 8.128A.

IIN\_HOST Register with 5mΩ Sense Resistor (I<sup>2</sup>C Address = 0x0F/0E) [Reset = 0x2000]Table 35. IIN\_HOST Register with 5mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x0F)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	0	R/W
D[6]	Input Current set by Host, Bit 6	0 = Add 0mA of input current 1 = Add 6400mA of input current	0	R/W
D[5]	Input Current set by Host, Bit 5	0 = Add 0mA of input current 1 = Add 3200mA of input current	1	R/W
D[4]	Input Current set by Host, Bit 4	0 = Add 0mA of input current 1 = Add 1600mA of input current	0	R/W
D[3]	Input Current set by Host, Bit 3	0 = Add 0mA of input current 1 = Add 800mA of input current	0	R/W
D[2]	Input Current set by Host, Bit 2	0 = Add 0mA of input current 1 = Add 400mA of input current	0	R/W
D[1]	Input Current set by Host, Bit 1	0 = Add 0mA of input current 1 = Add 200mA of input current	0	R/W
D[0]	Input Current set by Host, Bit 0	0 = Add 0mA of input current 1 = Add 100mA of input current	0	R/W

Table 36. IIN\_HOST Register with 5mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x0E)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	Reserved	Reserved.	0000 0000	R

NOTE: The low clamp value is 0b00000001.

The maximum input current can also be extended based on EN\_FAST\_5MOHM bit status and IADPT pin resistor:

- If the IADPT pin resistor is less than 160kΩ and EN\_FAST\_5MOHM bit is set to 1, IIN\_HOST DAC is clamped at 6.4A, writing IIN\_HOST value beyond 6.4A will be neglected.
- If the IADPT pin resistor is below 160kΩ and EN\_FAST\_5MOHM bit is set to 0, IIN\_HOST DAC can be extended up to 10A, writing IIN\_HOST value beyond 10A will be neglected.

## REGISTER AND DATA (continued)

**IIN\_DPM Register with 10mΩ Sense Resistor (I<sup>2</sup>C Address = 0x25/24) [Reset = 0x4100]**

IIN\_DPM register reports the actual input current limit programmed by IIN\_HOST or ICO algorithm. ICO algorithm may change the input current limit and the value in IIN\_DPM register.

For normal adapter application, to read the nominal input current limit, there is 50mA offset for 10mΩ sense resistor and 100mA offset for 5mΩ sense resistor when IIN\_DPM register code is 0. Note: this offset is only for code 0.

**Table 37. IIN\_DPM Register with 10mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x25)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	0	R
D[6]	Input Current in DPM, Bit 6	0 = Add 0mA of input current 1 = Add 3200mA of input current (default)	1	R
D[5]	Input Current in DPM, Bit 5	0 = Add 0mA of input current (default) 1 = Add 1600mA of input current	0	R
D[4]	Input Current in DPM, Bit 4	0 = Add 0mA of input current (default) 1 = Add 800mA of input current	0	R
D[3]	Input Current in DPM, Bit 3	0 = Add 0mA of input current (default) 1 = Add 400mA of input current	0	R
D[2]	Input Current in DPM, Bit 2	0 = Add 0mA of input current (default) 1 = Add 200mA of input current	0	R
D[1]	Input Current in DPM, Bit 1	0 = Add 0mA of input current (default) 1 = Add 100mA of input current	0	R
D[0]	Input Current in DPM, Bit 0	0 = Add 0mA of input current 1 = Add 50mA of input current (default)	1	R

**Table 38. IIN\_DPM Register with 10mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x24)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	Reserved	Reserved.	0000 0000	R

NOTE: The low clamp value is 0b 0000 0001

**IIN\_DPM Register with 5mΩ Sense Resistor (I<sup>2</sup>C Address = 0x25/24) [Reset = 0x2000]****Table 39. IIN\_DPM Register with 5mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x25)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	0	R
D[6]	Input Current in DPM, Bit 6	0 = Add 0mA of input current (default) 1 = Add 6400mA of input current	0	R
D[5]	Input Current in DPM, Bit 5	0 = Add 0mA of input current (default) 1 = Add 3200mA of input current	1	R
D[4]	Input Current in DPM, Bit 4	0 = Add 0mA of input current (default) 1 = Add 1600mA of input current	0	R
D[3]	Input Current in DPM, Bit 3	0 = Add 0mA of input current (default) 1 = Add 800mA of input current	0	R
D[2]	Input Current in DPM, Bit 2	0 = Add 0mA of input current (default) 1 = Add 400mA of input current	0	R
D[1]	Input Current in DPM, Bit 1	0 = Add 0mA of input current (default) 1 = Add 200mA of input current	0	R
D[0]	Input Current in DPM, Bit 0	0 = Add 0mA of input current (default) 1 = Add 100mA of input current	0	R

**Table 40. IIN\_DPM Register with 5mΩ Sense Resistor Details (I<sup>2</sup>C Address = 0x24)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	Reserved	Reserved.	0000 0000	R

NOTE: The low clamp value is 0b 0000 0001

## REGISTER AND DATA (continued)

InputVoltage Register (I<sup>2</sup>C Address = 0x0B/0A) [Reset = VBUS - 1.28V]

The input voltage limit is set in InputVoltage register (REG0x0B/0A). When the input voltage drops below the value programmed in InputVoltage register, the charger enters VINDPM. The default value of input voltage limit is 1.28V below the no-load VBUS voltage, and the value is 3.2V when the InputVoltage register code is set to 0. Refer to Table 41 and Table 42.

Table 41. InputVoltage Register Details (I<sup>2</sup>C Address = 0x0B)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Internal use only. Do not modify this bit.	0	R/W
D[6]	Input Voltage, Bit 8	0 = Add 0mV of input voltage (default) 1 = Add 16384mV of input voltage	0	R/W
D[5]	Input Voltage, Bit 7	0 = Add 0mV of input voltage (default) 1 = Add 8192mV of input voltage	0	R/W
D[4]	Input Voltage, Bit 6	0 = Add 0mV of input voltage (default) 1 = Add 4096mV of input voltage	0	R/W
D[3]	Input Voltage, Bit 5	0 = Add 0mV of input voltage (default) 1 = Add 2048mV of input voltage	0	R/W
D[2]	Input Voltage, Bit 4	0 = Add 0mV of input voltage (default) 1 = Add 1024mV of input voltage	0	R/W
D[1]	Input Voltage, Bit 3	0 = Add 0mV of input voltage (default) 1 = Add 512mV of input voltage	0	R/W
D[0]	Input Voltage, Bit 2	0 = Add 0mV of input voltage (default) 1 = Add 256mV of input voltage	0	R/W

Table 42. InputVoltage Register Details (I<sup>2</sup>C Address = 0x0A)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Input Voltage, Bit 1	0 = Add 0mV of input voltage (default) 1 = Add 128mV of input voltage	0	R/W
D[6]	Input Voltage, Bit 0	0 = Add 0mV of input voltage (default) 1 = Add 64mV of input voltage	0	R/W
D[5:0]	Reserved	Internal use only. Do not modify this bit.	00 0000	R/W

**REGISTER AND DATA (continued)****OTGVoltage Register (I<sup>2</sup>C Address = 0x07/06) [Reset = 0x09C4]**

The OTG output voltage limit is set in OTGVoltage register (REG0x07/06). The range of OTG output voltage limit is 3V to 28.16V. Although it is possible to successfully write the registers with a value below the minimum or above the maximum, the actual OTG output voltage is limited.

**Table 43. OTGVoltage Register Details (I<sup>2</sup>C Address = 0x07)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:6]	Reserved	Internal use only. Do not modify this bit.	00	R/W
D[5]	OTG Voltage, Bit 11	0 = Add 0mV of OTG voltage (default) 1 = Add 16384mV of OTG voltage	0	R/W
D[4]	OTG Voltage, Bit 10	0 = Add 0mV of OTG voltage (default) 1 = Add 8192mV of OTG voltage	0	R/W
D[3]	OTG Voltage, Bit 9	0 = Add 0mV of OTG voltage 1 = Add 4096mV of OTG voltage (default)	1	R/W
D[2]	OTG Voltage, Bit 8	0 = Add 0mV of OTG voltage (default) 1 = Add 2048mV of OTG voltage	0	R/W
D[1]	OTG Voltage, Bit 7	0 = Add 0mV of OTG voltage (default) 1 = Add 1024mV of OTG voltage	0	R/W
D[0]	OTG Voltage, Bit 6	0 = Add 0mV of OTG voltage 1 = Add 512mV of OTG voltage (default)	1	R/W

**Table 44. OTGVoltage Register Details (I<sup>2</sup>C Address = 0x06)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	OTG Voltage, Bit 5	0 = Add 0mV of OTG voltage 1 = Add 256mV of OTG voltage (default)	1	R/W
D[6]	OTG Voltage, Bit 4	0 = Add 0mV of OTG voltage 1 = Add 128mV of OTG voltage (default)	1	R/W
D[5]	OTG Voltage, Bit 3	0 = Add 0mV of OTG voltage (default) 1 = Add 64mV of OTG voltage	0	R/W
D[4]	OTG Voltage, Bit 2	0 = Add 0mV of OTG voltage (default) 1 = Add 32mV of OTG voltage	0	R/W
D[3]	OTG Voltage, Bit 1	0 = Add 0mV of OTG voltage (default) 1 = Add 16mV of OTG voltage	0	R/W
D[2]	OTG Voltage, Bit 0	0 = Add 0mV of OTG voltage 1 = Add 8mV of OTG voltage (default)	1	R/W
D[1]	PSM_LOWIQ	0 = Disable (default) 1 = Enable	0	R/W
D[0]	Reserved	Internal use only. Do not modify this bit.	0	R/W

## REGISTER AND DATA (continued)

OTGCurrent Register (I<sup>2</sup>C Address = 0x09/08) [Reset = 0x3C00]

The OTG output current limit is set in OTGCurrent register (REG0x09/08).

Table 45. OTGCurrent Register Details (I<sup>2</sup>C Address = 0x09)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Internal use only. Do not modify this bit.	0	R/W
D[6]	OTG Current Set by Host, Bit 6	n = D[6:0]	0	R/W
D[5]	OTG Current Set by Host, Bit 5	OTG Output Current Limit Value = 50×n (mA) Range: 0mA (0000000) - 6350mA (1111111) (base on 10mΩ Sensing Resistor)	1	R/W
D[4]	OTG Current Set by Host, Bit 4		1	R/W
D[3]	OTG Current Set by Host, Bit 3		1	R/W
D[2]	OTG Current Set by Host, Bit 2	OTG Output Current Limit Value = 100×n (mA) Range: 0mA (0000000) - 12700mA (1111111) (base on 5mΩ Sensing Resistor)	1	R/W
D[1]	OTG Current Set by Host, Bit 1		0	R/W
D[0]	OTG Current Set by Host, Bit 0		0	R/W

Table 46. OTG Current Register Details (I<sup>2</sup>C Address = 0x08)

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:2]	Reserved	Internal use only. Do not modify this bit.	00 0000	R/W
D[1]	PWM_FREQ2	Switching Frequency Selection Bit 2 (Choose Based on the Inductor Value) 0 = Follow REG0x01[1] PWM_FREQ (default) 1 = 1100kHz 1100kHz is recommended for 1μH. 800kHz is recommended for 2.2μH or 3.3μH. 430kHz is recommended for 4.7μH.	0	R/W
D[0]	VSYS_UVP2	VSYS under-voltage lockout after UVP is triggered the charger enters hiccup mode, and then the charger is latched off if the restart fails 7 times in 90s The hiccup mode during the UVP can be disabled by setting 0x00[6] VSYS_UVP_ENZ = 1. 0 = Follow VSYS_UVP[2:0] setting (default) 1 = 1.6V	0	R/W

## REGISTER AND DATA (continued)

**V<sub>MIN</sub> ActiveProtection Register (I<sup>2</sup>C Address = 0x3F/3E) [Reset = 0x006C (2-cell to 6-cell)]**

V<sub>BUS\_VAP\_PROCHOT</sub> trigger threshold is set in Register (REG0x3F[7:1]). The V<sub>BUS\_VAP\_PROCHOT</sub> trigger threshold range is 3.2V (0000000b) to 15.9V (1111111b) with 100mV resolution. The fixed offset is 3.2V and the Power-On Rest Value of V<sub>BUS\_VAP\_PROCHOT</sub> trigger threshold is 3.2V (0000000b).

The VSYS\_TH2 threshold to assert STAT\_VSYS is set in register (REG0x3E[7:2]). It's triggered when VSYS < VSYS\_TH2 with fixed 5μs deglitch time. The VSYS\_TH2 threshold range is 3.2V (000 000b) to 9.5V (111 111b) for 2S~6S. The Power-On Rest Value of VSYS\_TH2 threshold is 5.9V (011 011b) for 2S to 6S.

**Table 47. V<sub>MIN</sub> ActiveProtection Register Details (I<sup>2</sup>C Address = 0x3F)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	VBUS_VAP_TH, Bit 6	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 6400 mV of VAP Mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[6]	VBUS_VAP_TH, Bit 5	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 3200mV of VAP Mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[5]	VBUS_VAP_TH, Bit 4	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 1600mV of VAP Mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[4]	VBUS_VAP_TH, Bit 3	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 800mV of VAP mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[3]	VBUS_VAP_TH, Bit 2	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 400mV of VAP mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[2]	VBUS_VAP_TH, Bit 1	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 200mV of VAP mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[1]	VBUS_VAP_TH, Bit 0	0 = Add 0mV of VAP mode VBUS PROCHOT trigger voltage threshold (default) 1 = Add 100mV of VAP mode VBUS PROCHOT trigger voltage threshold	0	R/W
D[0]	Reserved	Reserved	0	R/W

**Table 48. V<sub>MIN</sub> ActiveProtection Register Details (I<sup>2</sup>C Address = 0x3E)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	VSYS_TH2, Bit 5	0 = Add 0mV of VAP mode VSYS PROCHOT trigger voltage threshold (default) 1 = Add 3200mV of VAP Mode VSYS PROCHOT trigger voltage threshold	0	R/W
D[6]	VSYS_TH2, Bit 4	0 = Add 0mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Add 1600mV of VAP Mode VSYS PROCHOT trigger voltage threshold (default)	1	R/W
D[5]	VSYS_TH2, Bit 3	0 = Add 0mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Add 800mV of VAP mode VSYS PROCHOT trigger voltage threshold (default)	1	R/W
D[4]	VSYS_TH2, Bit 2	0 = Add 0mV of VAP mode VSYS PROCHOT trigger voltage threshold (default) 1 = Add 400mV of VAP mode VSYS PROCHOT trigger voltage threshold	0	R/W
D[3]	VSYS_TH2, Bit 1	0 = Add 0mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Add 200mV of VAP mode VSYS PROCHOT trigger voltage threshold (default)	1	R/W
D[2]	VSYS_TH2, Bit 0	0 = Add 0mV of VAP mode VSYS PROCHOT trigger voltage threshold 1 = Add 100mV of VAP mode VSYS PROCHOT trigger voltage threshold (default)	1	R/W
D[1]	EN_VSYSTH2_FOLLOW_VSYSTH1	Enable Internal VSYS_TH2 Follow VSYS_TH1 Setting Neglecting Register REG0x3E[7:2] Setting 0 = Disable (default) 1 = Enable	0	R/W
D[0]	EN_FRS	Fast Role Swap Feature Enable Bit. 0 = Disable (default) 1 = Enable	0	R/W

**REGISTER AND DATA (continued)****ADCOption Register (I<sup>2</sup>C Address = 0x3B/3A) [Reset = 0x2000]**

The ADC registers reading order: VBAT, VSYS, ICHG, IDCHG, IIN, PSYS, VBUS, and CMPIN. In low power mode, ADC is disabled.

**Table 49. ADCOption Register Details (I<sup>2</sup>C Address = 0x3B)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	ADC_CONV	ADC Conversion Update Mode Selection 0 = One-shot update. Update the registers of ADCVBUS/PSYS, ADCIBAT, ADCIINCMPIN and ADCVSYSVBAT once after ADC_START = 1 (default) 1 = Continuous update. Update the registers of ADCVBUS/PSYS, ADCIBAT, ADCIINCMPIN and ADCVSYSVBAT every 1 second The typical time of ADC conversion is 10ms.	0	R/W
D[6]	ADC_START	0 = No ADC conversion (default) 1 = Start ADC conversion This bit automatically resets to 0 when the one-shot update is completed.	0	R/W
D[5]	ADC_FULLSCALE	ADC Input Voltage Range 0 = 2.04V (recommended when input voltage is below 6V or 1-cell battery) 1 = 3.06V (default)	1	R/W
D[4:0]	Reserved	Reserved.	0 0000	R/W

**Table 50. ADCOption Register Details (I<sup>2</sup>C Address = 0x3A)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	EN_ADC_CMPIN	0 = Disable (default) 1 = Enable	0	R/W
D[6]	EN_ADC_VBUS	0 = Disable (default) 1 = Enable	0	R/W
D[5]	EN_ADC_PSYS	0 = Disable (default) 1 = Enable	0	R/W
D[4]	EN_ADC_IIN	0 = Disable (default) 1 = Enable	0	R/W
D[3]	EN_ADC_IDCHG	0 = Disable (default) 1 = Enable	0	R/W
D[2]	EN_ADC_ICHG	0 = Disable (default) 1 = Enable	0	R/W
D[1]	EN_ADC_VSYS	0 = Disable (default) 1 = Enable	0	R/W
D[0]	EN_ADC_VBAT	0 = Disable (default) 1 = Enable	0	R/W

**REGISTER AND DATA (continued)****ADCVBUS/ADCPSYS Register (I<sup>2</sup>C Address = 0x27/26)**

- VBUS: Range from 0V to 12000mV with 96mV LSB when VBUS\_A12 = 0 (VBUS  $\leq$  12000mV)
- VBUS: Range from 12000mV to 30480mV with 96mV LSB and 8.16V offset when VBUS\_A12 = 1 (VBUS  $>$  12000mV)
- PSYS: Range from 0V to 3.06V with 12mV LSB (ADC\_FULLSCALE = 1)
- PSYS: Range from 0V to 2.04V with 8mV LSB (ADC\_FULLSCALE = 0)

**Table 51. ADCVBUS Register Details (I<sup>2</sup>C Address = 0x27)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	ADCVBUS[7:0]	8-Bit Digital Output of Input Voltage	0000 0000	R

**Table 52. ADCPSYS Register Details (I<sup>2</sup>C Address = 0x26)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	ADCPSYS[7:0]	8-Bit Digital Output of System Power	0000 0000	R

**VBUS\_A12/ADCIBAT Register (I<sup>2</sup>C Address = 0x29/28)**

- ICHG: Range from 0A to 8.128A with 64mA LSB (10mΩ sense resistor)
- ICHG: Range from 0A to 16.256A with 128mA LSB (5mΩ sense resistor)
- IDCHG: Range from 0A to 32.512A with 256mA LSB, and maximum is clamped to 32.512A (10mΩ sense resistor)
- IDCHG: Range from 0A to 65.024A with 512mA LSB, and maximum is clamped to 65.024A (5mΩ sense resistor)

**Table 53. VBUS\_A12/ADCICHG Register Details (I<sup>2</sup>C Address = 0x29)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	VBUS_A12	0 = VBUS voltage is not greater than 12V(default) 1 = VBUS voltage is greater than 12V.	0	R
D[6:0]	ADCICHG[6:0]	7-Bit Digital Output of Battery Charge Current	000 0000	R

**Table 54. ADCIDCHG Register Details (I<sup>2</sup>C Address = 0x28)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	0	R
D[6:0]	ADCIDCHG[6:0]	7-Bit Digital Output of Battery Discharge Current	000 0000	R

**REGISTER AND DATA (continued)****ADCIIN/ADC Register (I<sup>2</sup>C Address = 0x2B/2A)**

- IIN: Range from 0A to 12.75A with 50mA LSB (10mΩ sense resistor)
- IIN: Range from 0A to 25.50A with 100mA LSB (5mΩ sense resistor)
- CMPIN: Range from 0V to 3.06V with 12mV LSB (ADC\_FULLSCALE = 1)
- CMPIN: Range from 0V to 2.04V with 8mV LSB (ADC\_FULLSCALE = 0)

**Table 55. ADCIIN Register Details (I<sup>2</sup>C Address = 0x2B)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	ADCIIN[7:0]	8-Bit Digital Output of Input Current	0000 0000	R

**Table 56. ADCCMPIN Register Details (I<sup>2</sup>C Address = 0x2A)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	ADCCMPIN[7:0]	8-Bit Digital Output of CMPIN voltage	0000 0000	R

**ADCVSYS/ADCVBAT Register (I<sup>2</sup>C Address = 0x2D/2C)**

- VSYS: Range from 2.88V to 19.2V with 64mV LSB (1-Cell to 4-Cell)
- VSYS: Range from 8.16V to 24.48V with 64mV LSB (5-Cell)
- VSYS: Range from 11.52V to 27.6V with 64mV LSB (6-Cell)
- VBAT: Range from 2.88V to 19.2V with 64mV LSB (1-Cell to 4-Cell)
- VBAT: Range from 8.16V to 24.48V with 64mV LSB (5-Cell)
- VBAT: Range from 11.52V to 27.6V with 64mV LSB (6-Cell)

**Table 57. ADCVSYs Register Details (I<sup>2</sup>C Address = 0x2D)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	ADCVSYS[7:0]	8-Bit Digital Output of System Voltage	0000 0000	R

**Table 58. ADCVBAT Register Details (I<sup>2</sup>C Address = 0x2C)**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	ADCVBAT[7:0]	8-Bit Digital Output of Battery Voltage	0000 0000	R

**ID Registers****ManufactureID Register (I<sup>2</sup>C Address = 0x2E) [Reset = 0x07]****Table 59. ManufactureID Register Details**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	MANUFACTURE_ID[7:0]	0x07, read only.	0000 0111	R

**DeviceID (DeviceAddress) Register (I<sup>2</sup>C Address = 0x2F) [Reset = 0x81]****Table 60. DeviceID (DeviceAddress) Register Details**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	DEVICE_ID[7:0]	0x81 = SGM41581	1000 0001	R

## APPLICATION INFORMATION

The SGM41581 is a synchronous Buck-Boost battery charge controller with NVDC power path management. It is typically used as a charger controller with portable applications such as notebooks, tablets and other mobile devices with rechargeable batteries.

## Design Requirements

Table 61 provides a list of requirements for a typical application design. Input voltage and current are specified based on the adapter specifications and minimum system voltage. Battery charge voltage and charge current are determined based on the battery specifications.

**Table 61. Design Requirements for a 3-Cell Battery Application**

Design Parameter	Example Values (for a 3-Cell battery)
Input Voltage	3.5V < Adapter Voltage < 28V
Input Current Limit	3.2A (for a 65W Adapter)
Battery Charge Voltage	12600mV
Battery Charge Current	3072mA
Minimum System Voltage	9200mV

## Detailed Design Procedure

Many parameters such as charging current and voltage can be configured by the software. Figure 2 shows a simplified application circuit. Inductor, capacitor, and MOSFET are essential for the converter.

## ACP-ACN Input Filter

Because the SGM41581 uses average current mode control, proper sensing of the input current is critical to recover the inductor current ripple. This current is sensed by the differential voltage between ACP and ACN across  $R_{AC}$

resistor. Parasitic inductances over the shunt and PCB connections must be avoided because they cause high frequency ringing on ACP-ACN and deteriorate the sensed current. Large parasitic inductance can also cause current loop instability. The filter suggested in Figure 17 can be used to remove such parasitic noises. Insignificant delays would not deteriorate the loop stability.

## Inductor Selection

Three fixed switching frequencies ( $f_{sw}$ ) can be selected. Choose the higher one to reduce the inductor and capacitors values. Select the inductor saturation current larger than maximum charging current ( $I_{CHG}$ , plus system current if there is any system load) plus half the peak-to-peak ripple current ( $I_{RIPPLE\_BUCK}$ ) for the Buck mode:

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE\_BUCK} \quad (3)$$

Select the inductor saturation current which is larger than the maximum input current plus half the peak-to-peak ripple current ( $I_{RIPPLE\_BOOST}$ ) for the Boost mode:


$$I_{SAT} \geq I_{IN} + (1/2) I_{RIPPLE\_BOOST} \quad (4)$$

In Buck CCM mode ( $D = V_{BAT}/V_{IN}$ ), the inductor ripple current is determined by:

$$I_{RIPPLE\_BUCK} = \frac{V_{IN} \times D \times (1-D)}{f_{sw} \times L} \quad (5)$$

And in Boost CCM mode ( $D = 1 - V_{IN}/V_{BAT}$ ), the inductor ripple current is determined by:

$$I_{RIPPLE\_BOOST} = (V_{IN} \times D) / (f_{sw} \times L)$$



**Figure 17. ACN-ACP Input Filter**

## APPLICATION INFORMATION (continued)

In Buck mode, the maximum ripple current occurs around  $D = 0.5$ . For example, for a 3-cell battery, the charging voltage range is 9V to 12.6V and if a 20V adapter voltage is applied, the inductor current ripple is maximum when the battery voltage is around 10V. For a 4-cell battery (12V to 16.8V voltage range), when battery voltage is 12V, the inductor ripple current is at its maximum.

Typically, the inductance is selected such that the ripple is within 20% to 40% of the maximum charging current for a tradeoff between the inductor losses and its dimensions.

## Input Capacitor

The input capacitor must tolerate the inductor ripple current. With a pulse current duty cycle of  $D$  and the DC charging current of  $I_{CHG}$  (plus system current if there is any system load), the RMS current can be estimated of the Buck mode by Equation 6:

$$I_{CIN\_BUCK} = I_{CHG} \times \sqrt{D \times (1-D)} \quad (6)$$

Note that around  $D = 0.5$  the RMS current in the capacitor is maximum.

The RMS current can be estimated of Boost mode by Equation 7:

$$I_{CIN\_BOOST} = \frac{I_{RIPPLE\_BOOST}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE\_BOOST} \quad (7)$$

Use low ESR ceramic capacitor (X7R or X5R etc.) for input decoupling and place them before current sense resistor and as close as possible to the power stage. The capacitance between the  $R_{AC}$  (current sense resistor) and the power stage should not be too large. Otherwise, the ripple information of the inductor current will be distorted. Consider ceramic capacitor (MLCC) DC bias voltage derating (which may lead to significant capacitance drop) of the capacitors for choosing their rated voltage. Tantalum capacitors (POSCAP) can avoid DC bias effect and temperature variation effect which is recommended for higher power application.

In addition, the input capacitor of the system in OTG mode is changed to the output capacitance of OTG. It should also be considered that the input capacitance can affect the output voltage ripple and transient response in OTG mode.

## Output Capacitor

The output capacitor (on the system) must have enough RMS current rating to carry the inductor switching ripple and provides enough energy for system transient current demands. For the Buck mode,  $I_{COUT}$  ( $C_{OUT}$  RMS current) can be calculated by:

$$I_{COUT\_BUCK} = \frac{I_{RIPPLE\_BUCK}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE\_BUCK} \quad (8)$$

The output voltage ripple can be calculated by:

$$\Delta V_{O\_BUCK} = \frac{V_{OUT}}{8LC_{OUT}f_{SW}} \left( 1 - \frac{V_{OUT}}{V_{VBUS}} \right) \quad (9)$$

For the Boost mode,  $I_{COUT}$  ( $C_{OUT}$  RMS current) can be calculated by:

$$I_{COUT\_BOOST} = I_{IN} \times \sqrt{D \times (1-D)} \quad (10)$$

The output voltage ripple can be calculated by:

$$\Delta V_{O\_BOOST} = \frac{I_{CHG} \times D}{f_{SW} \times C_{OUT}} \quad (11)$$

For the best stability, place at least a 10 $\mu$ F/0805 capacitor after the charge current sense resistor ( $R_{SR}$ ).

## Power MOSFETs Selection

Four N-channel MOSFETs are needed for the charger's synchronous switching converter along with one P-channel MOSFET for BATFET. The internal gate drivers provide 6V drive voltage. Choose 30V or higher rated MOSFETs for 19V ~ 20V input voltage.

To tradeoff between conduction and switching losses, the figure-of-merit (FOM) is a common parameter used for switch comparison. The FOM is defined as the product of the MOSFETs  $R_{DS(ON)}$  to its gate-to-drain charge, and  $Q_{GD}$  is for top-side switches. The  $R_{DS(ON)}$  times total gate charge, and  $Q_G$  is for the bottom-side switches.

$$FOM_{TOP} = R_{DS(ON)} \times Q_{GD}; FOM_{BOTTOM} = R_{DS(ON)} \times Q_G \quad (12)$$

A lower FOM value shows smaller total loss. Switches with lower  $R_{DS(ON)}$  in the same package are usually more expensive.

The top-side MOSFET loss can be calculated as (Buck mode):

$$P_{TOP} = D \times I_{CHG}^2 \times R_{DS(ON)} + \frac{1}{2} \times V_{IN} \times I_{CHG} \times (t_{ON} + t_{OFF}) \times f_{SW} \quad (13)$$

## APPLICATION INFORMATION (continued)

The first and second terms represents the conduction and switching losses respectively.  $t_{ON}$  and  $t_{OFF}$  are switch turn on and turn off times which are given by:

$$t_{ON} = \frac{Q_{SW}}{I_{ON}}, t_{OFF} = \frac{Q_{SW}}{I_{OFF}} \quad (14)$$

Where  $I_{ON}$  and  $I_{OFF}$  are gate drive currents.  $Q_{SW}$  is the switching charge. It can also be estimated by the following equation if it is not given:

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS} \quad (15)$$

The gate driving/sinking currents can be estimated from (16) in which the  $V_{REGN}$  is the REGN voltage,  $V_{PLT}$  is the MOSFET plateau voltage,  $R_{ON}$  is the total turn-on gate resistance, and  $R_{OFF}$  is the total driver turn-off gate resistance:

$$I_{ON} = \frac{V_{REGN} - V_{PLT}}{R_{ON}}, I_{OFF} = \frac{V_{PLT}}{R_{OFF}} \quad (16)$$

For the bottom switches, the conduction loss in synchronous continuous conduction mode is given by:

$$P_{BOTTOM} = (1 - D) \times I_{CHG}^2 \times R_{DS(ON)} \quad (17)$$

For detailed efficiency calculation, please refer to the application note "[Laptop Charging Application Design and System Efficiency Estimation](#)".

## Power Supply Recommendations

An adapter with 3.5V to 28V voltage which is capable to provide at least 500mA can be used with this device.  $CHRG\_OK = HIGH$  shows that adapter is powering the system through the charger. If the adapter is removed, the system will connect to the battery through BATFET. Usually, the battery depletion threshold is larger than the minimum system voltage setting such that full battery capacity can be utilized.

## LAYOUT GUIDELINES

A good layout is critical for proper performance of a switching charger. To reduce the switching losses, the hard switching rise and fall times of the switching nodes should be minimized. Also, to reduce electric and magnetic couplings and noise radiation from the high frequency path, the loop area and conductor surfaces must be minimized.

A list of PCB layout guidelines is given below. It is important to prioritize these guidelines in the order in this list.

1. Place the input capacitor right on the supply and ground connection points of switching legs and on the same layer as the switches. Avoid vias in the high frequency current paths if possible.
2. Keep the device close to the switch gate pins to minimize gate drive trace lengths. The device can be placed on the opposite side of the PCB. Connect the gates with some parallel vias to minimize gate connection impedance.
3. Place the inductor pins as close as possible to the switching nodes. Keep the switching node connections short and wide with minimal copper area to minimize capacitive coupling noise and radiation. Do not use multiple traces in parallel layers. Try to minimize parasitic capacitance from this area to any other trace or plane, especially the sensitive analog signal traces.
4. Place the charge current sense resistor right next to the inductor output. Use kelvin contact to connect the sense traces across the shunt resistor and keep both traces on the same layer, close to each other and away from high current

paths. Place a decoupling capacitor between sense lines just before reaching the device.

5. Place one of the output capacitors next to the battery sensing resistor and ground.
6. Connect the ground returns of the input and output capacitors together and then connect them to the system ground to minimize high frequency current loop areas and path length.
7. Connect the charger power and analog grounds only at one point just beneath the device (thermal pad). Pour analog ground copper planes but keep them away from power pins to minimize inductive and capacitive noise coupling.
8. Use separate routes for analog and power grounds. Connect analog and power grounds at one point on the thermal pad or use a  $0\Omega$  resistor as connection to separate analog and power ground nets in the layout. In this case, tie the thermal pad to the analog ground if possible.
9. Always place the decoupling capacitors right next to the device pins with the shortest possible traces.
10. It is important to solder the device thermal pad and use proper thermal vias to conduct the heat to the backside ground plane of the board for cooling.
11. Choose proper size and quantity of vias in each current path.

### Recommended PCB layout

The layout example of top layer (including all the key power components) is shown below based on the above layout guidelines.




Figure 18. PCB Layout Example

**REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Original to REV.A (JANUARY 2026)</b>	<b>Page</b>
Changed from product preview to production data.....	All


# PACKAGE INFORMATION

## PACKAGE OUTLINE DIMENSIONS


### TQFN-4x4-32AL



TOP VIEW




BOTTOM VIEW



SIDE VIEW

 ALTERNATE A-1
  ALTERNATE A-2  
 DETAIL A  
 ALTERNATE TERMINAL  
 CONSTRUCTION



RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	0.700	0.750	0.800
A1	0.000	-	0.050
A2	0.200 REF		
D	3.900	4.000	4.100
E	3.900	4.000	4.100
D1	2.700	2.800	2.900
E1	2.700	2.800	2.900
b	0.150	0.200	0.250
e	0.400 BSC		
L	0.250	0.300	0.350

NOTE: This drawing is subject to change without notice.


# PACKAGE INFORMATION

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-4x4-32AL	13"	12.4	4.30	4.30	1.10	4.0	8.0	2.0	12.0	Q2

## PACKAGE INFORMATION

### CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DB0002