

GENERAL DESCRIPTION

The SGM70420 is a low dropout linear regulator with 5V fixed output and low quiescent current. It can support up to 200mA output current. This device adopts output voltage supervision, watchdog timer, user-programmable delay for both reset and watchdog function, and enable function. It also has over-temperature protection and over-current protection. Additionally, it can withstand transient voltages with maximum magnitude within 45V.

The SGM70420 maintains rapid response and excellent stability with only a 1 μ F ceramic capacitor at the output, even under a very low VCC voltage (down to 3V).

The SGM70420 is available in a Green SSOP-14 (Exposed Pad) package. It operates over an operating temperature range of -40°C to +125°C.

APPLICATIONS

General ECUs
 Telematics Systems
 ADAS Cameras and Radar Systems
 Navigation Systems
 Body Control Modules

SIMPLIFIED SCHEMATIC




Figure 1. Simplified Schematic

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM70420-5.0	SSOP-14 (Exposed Pad)	-40°C to +125°C	SGM70420-5.0XPSS14G/TR	XXXXX 2PR	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

XXXXX



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Voltage Rating

Input Voltage, V_{CC}	-0.3V to 45V
Enable Voltage, V_{EN}	-0.3V to 45V
Output Voltage, V_{OUT}	-0.3V to 7V
nRESET Output Voltage, V_{nRESET}	-0.3V to 7V
CD Voltage, V_{CD}	-0.3V to 7V
Reset Threshold Voltage, V_{RADJ}	-0.3V to 7V
Watchdog Input, V_{WDI}	-0.3V to 7V
Watchdog Output, V_{nWDO}	-0.3V to 7V
Watchdog Enable Input, V_{nWDEN}	-0.3V to 7V

Package Thermal Resistance

SSOP-14 (Exposed Pad), θ_{JA}	41.9°C/W
SSOP-14 (Exposed Pad), θ_{JB}	21.8°C/W
SSOP-14 (Exposed Pad), θ_{JC} (TOP).....	53.3°C/W
SSOP-14 (Exposed Pad), θ_{JC} (BOT).....	12.4°C/W
Junction Temperature.....	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C

ESD Susceptibility ⁽¹⁾⁽²⁾

HBM.....	±4000V
CDM	±1000V

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V_{CC}	$V_{OUT_NOM} + V_{DR}$ to 42V
Extended Input Voltage Range, V_{CC_EXT}	3V to 42V ⁽¹⁾
Enable Voltage Range, V_{EN}	0V to 42V

Output Capacitance for Stable Operation, C_{OUT}
..... 1μF to 10μF ⁽²⁾⁽³⁾

ESR of Output Capacitor, ESR_{COUT} 20Ω (MAX) ⁽³⁾⁽⁴⁾

Operating Ambient Temperature Range -40°C to +125°C

Operating Junction Temperature Range -40°C to +150°C

NOTES:

1. When V_{CC_EXT} is smaller than V_{OUT_NOM} , V_{OUT} follows the V_{CC} voltage, see Voltage Regulator.
2. Capacitance range smaller than 30%.
3. Guaranteed by design.
4. Relevant ESR value at $f = 10\text{kHz}$.

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	VCC	Supply Voltage. A ceramic capacitor is advised to be placed at this pin.
2, 4, 10, 13	NC	Not Connected. Leave this pin open or connect it to GND.
3	EN	Enable Input. A built-in resistor is placed between the EN pin and GND.
5	nWDEN	Watchdog Enable Input. A built-in resistor is placed between the nWDEN pin and GND.
6	WDI	Watchdog Input. A positive edge at the WDI pin triggers the watchdog and clears the watchdog timer. A built-in resistor is placed between the WDI pin and GND.
7	GND	Ground.
8	CD	Delay Input. A capacitor at this pin is determined to set both the reset timing and the watchdog timing. Once this pin is unconnected, please pull down the nWDEN pin and disable the watchdog function. Watchdog trigger time can be derived from the delay capacitor by: $t_{WDI_TR} = C_D/10nF \times t_{WDI_TR_10nF}$.
9	RADJ	Reset Threshold Adjustment. To utilize the default reset threshold, connect this pin to GND. For a customized reset threshold, tie this pin to an external resistor ladder. If the reset function is deselected, this pin should be connected directly to the VOUT pin.
11	nRESET	Reset Output. It is weakly pulled up to VOUT.
12	nWDO	Watchdog Output. It is weakly pulled up to VOUT.
14	VOUT	Regulator Output. A ceramic capacitor is advised to be placed as close as possible to this pin.
Exposed Pad	Exposed Pad	Exposed Pad. Connect it to GND.

SGM70420

Low Dropout Linear Voltage Regulator with Watchdog and Reset

ELECTRICAL CHARACTERISTICS

Voltage Regulator Electrical Characteristics

($V_{CC} = 13.5V$, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Accuracy	V_{OUT}	$50\mu A \leq I_{OUT} \leq 100mA, V_{OUT_NOM} + V_{DR} \leq V_{CC} \leq 42V$	4.9	5.0	5.1	V
		$50\mu A \leq I_{OUT} \leq 200mA, V_{OUT_NOM} + V_{DR} \leq V_{CC} \leq 28V$	4.9	5.0	5.1	
		$I_{OUT} \leq 50\mu A, V_{OUT_NOM} + V_{DR} \leq V_{CC} \leq 45V$	4.9	5.0	5.1	
Output Voltage Startup Slew Rate	dV_{OUT}/dt	$d\Delta V_{CC}/\Delta t = 50V/ms, C_{OUT} = 1\mu F, 0.1 \times V_{OUT_NOM} \leq V_{OUT} \leq 0.9 \times V_{OUT_NOM}$	7		70	V/ms
Load Regulation Steady State	dV_{OUT_LOAD}	$I_{OUT} = 0.05mA$ to $150mA, V_{CC} = 6.5V$	-16		16	mV
Line Regulation Steady State	dV_{OUT_LINE}	$V_{CC} = 8V$ to $32V, I_{OUT} = 5mA$	-16		16	mV
Power Supply Ripple Rejection ⁽¹⁾	PSRR	$f_{RIPPLE} = 100Hz, V_{RIPPLE} = 0.5V_{PP}, I_{OUT} = 10mA$		80		dB
Dropout Voltage $V_{DR} = V_{CC} - V_{OUT}$ ⁽²⁾	V_{DR}	$I_{OUT} = 100mA$		115	260	mV
Dropout Voltage $V_{DR} = V_{CC} - V_{OUT}$ ⁽²⁾	V_{DR}	$I_{OUT} = 200mA$		240	580	mV
Output Current Limitation	I_{OUT_MAX}	$0V \leq V_{OUT} \leq V_{OUT_NOM} - 1V$	201	320	460	mA
Over-Temperature Shutdown Threshold ⁽¹⁾	T_{J_SD}	T_J increasing		175		°C
Over-Temperature Shutdown Threshold Hysteresis ⁽¹⁾	T_{J_SDH}			20		°C

NOTES:

- Guaranteed by design.
- Measured when the output voltage V_{OUT} has dropped 100mV from its nominal value obtained at $V_{CC} = 13.5V$.

Current Consumption Electrical Characteristics

($V_{CC} = 13.5V$, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Shutdown Current Consumption $I_Q = I_{CC}$	I_{Q_OFF}	$V_{EN} = 0V, T_A \leq +125^\circ C$			2	μA
		$V_{EN} = 0.4V, T_A \leq +125^\circ C$			2	
Current Consumption $I_Q = I_{CC} - I_{OUT}$	I_Q	$I_{OUT} = 50\mu A, T_A = +25^\circ C$, watchdog disabled		23	34	μA
		$I_{OUT} = 50\mu A, T_A \leq +125^\circ C$, watchdog disabled		40	55	
		$I_{OUT} = 50\mu A, T_A = +25^\circ C$, watchdog enabled		23	34	
		$I_{OUT} = 50\mu A, T_A \leq +125^\circ C$, watchdog enabled		40	55	

Enable Electrical Characteristics

($V_{CC} = 13.5V$, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Enable High Input Voltage	V_{EN_H}	V_{OUT} settled	2			V
Enable Low Input Voltage	V_{EN_L}	$V_{OUT} \leq 0.1V$			0.8	V
Enable Threshold Hysteresis ⁽¹⁾	V_{EN_HY}		90			mV
Enable High Input Current	I_{EN_H}	$V_{EN} = 3.3V$			1	μA
		$V_{EN} = 18V$			6	
Enable Internal Pull-Down Resistor	R_{EN}		3	10	20	MΩ

NOTE:

- Guaranteed by design.

ELECTRICAL CHARACTERISTICS (continued)

Reset Electrical Characteristics

(V_{CC} = 13.5V, T_A = -40°C to +125°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Under-Voltage Reset Comparator Default Values (Pin RADJ = GND)						
Output Under-Voltage Reset Lower Switching Threshold	V _{RT_LOW}	V _{EN} ≥ 2.0V, V _{OUT} decreasing, RADJ connected to GND, V _{RT_LOW} ≤ V _{CC} ≤ 42V	4.5	4.6	4.7	V
Output Under-Voltage Reset Upper Switching Threshold	V _{RT_HIGH}	V _{EN} ≥ 2.0V, V _{OUT} increasing, RADJ connected to GND, V _{RT_HIGH} ≤ V _{CC} ≤ 42V	4.6	4.7	4.8	V
Output Under-Voltage Reset Switching Hysteresis	V _{RT_HY}	V _{CC} within operating range, RADJ connected to GND, V _{EN} ≥ 2.0V	40	100	180	mV
Reset Threshold Adjustment						
Reset Adjust Switching Threshold	V _{RADJ_TH}		0.87	0.92	0.97	V
Reset Adjustment Range ⁽¹⁾	V _{RT_RANGE}	SGM70420-5.0	2.5		4.4	V
Reset Output nRESET						
Reset Output Low Voltage	V _{nRESET_LOW}	1V ≤ V _{OUT} ≤ V _{RT} , R _{nRESET_EXT} ≥ 6.2kΩ		0.03	0.4	V
Reset Output, External Pull-Up Resistor to VOUT	R _{nRESET_EXT}	1V ≤ V _{OUT} ≤ V _{RT} , V _{nRESET} ≤ 0.4V	6.2			kΩ
Reset Output, Internal Pull-Up Resistor	R _{nRESET_INT}	Internally connected to VOUT	10	20	30	kΩ
Reset Delay Timing						
Upper Delay Switching Threshold	V _{DR_HIGH}			0.92		V
Lower Delay Switching Threshold	V _{DR_LOW}			0.59		V
Delay Capacitor Charge Current	I _{DELAY_CH}	V _{CD} = 1.2V		1.53		μA
Delay Capacitor Reset Discharge Current	I _{DR_DSCH}	V _{CD} = 1.2V		50		mA
Power-On Reset Delay Time ⁽²⁾	t _{CD_PWRON_10nF}	Calculated value, C _D = 10nF, C _D discharged to 0V	4.5	6.5	8.5	ms
Internal Reset Reaction Time	t _{RR_INT}	C _D = 0nF, V _{OUT} = 4V, V _{nWDEN_HIGH} ≤ V _{nWDEN}		10		μs
Delay Capacitor Discharge Time ⁽²⁾	t _{RR_CD_10nF}	C _D = 10nF		0.2		μs
Total Reset Reaction Time	t _{RR_TOTAL_10nF}	Calculated value: t _{RR_CD_10nF} + t _{RR_INT} , C _D = 10nF		10		μs
Reset Blanking Time ⁽³⁾	t _{RR_BLANK}			4		μs

NOTES:

1. If the reset switching threshold is modified, then the related parameters V_{RT_HIGH}, V_{RT_HY} are changed directly proportional.
2. For programming a different delay and reset reaction time.
3. Guaranteed by design.

ELECTRICAL CHARACTERISTICS (continued)

Watchdog Electrical Characteristics







(V_{CC} = 13.5V, T_A = -40°C to +125°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Watchdog Enable, nWDEN						
Watchdog Enable Low Signal Valid	V _{nWDEN_LOW}				0.8	V
Watchdog Enable High Signal Valid	V _{nWDEN_HIGH}		2			V
Watchdog Enable High Level Input Current	I _{nWDEN_HIGH}	V _{nWDEN} = 3.3V			4	μA
WDI Blanking Time after Watchdog Enable High	t _{BLANK_nWDEN}	C _D = 10nF, V _{nWDEN} ≥ V _{nWDEN_HIGH}		1.4		ms
Watchdog Enable Internal Pull-down Resistor	R _{nWDEN}		0.4	1.3	2.5	MΩ
Watchdog Input, WDI						
Watchdog Input Low Signal Valid	V _{WDI_LOW}				0.8	V
Watchdog Input High Signal Valid	V _{WDI_HIGH}		2			V
Watchdog Input Low Signal Pulse Length ⁽¹⁾	t _{WDI_PL}	V _{WDI} ≤ V _{WDI_LOW}	1			μs
Watchdog Input High Signal Pulse Length	t _{WDI_PH}	V _{WDI} ≥ V _{WDI_HIGH}	1			μs
Watchdog Input High Level Input Current	I _{WDI_H}	V _{WDI} = 3.3V			4	μA
Watchdog Input Signal Slew Rate	ΔV _{WDI} /Δt	V _{WDI_LOW} ≤ V _{WDI} ≤ V _{WDI_HIGH}	1			V/μs
Watchdog Input Internal Pull-down Resistor	R _{WDI}		0.4	1.3	2.5	MΩ
Watchdog Output, nWDO						
Watchdog Output Low Voltage	V _{nWDO_LOW}	V _{OUT} ≥ 2.5V, R _{nWDO} ≥ 6.2kΩ		0.03	0.4	V
Watchdog Output External Pull-up Resistor	R _{nWDO_EXT}	V _{OUT} ≥ 2.5V, V _{nWDO} ≤ 0.4V	6.2			kΩ
Watchdog Output Internal Pull-up Resistor	R _{nWDO_INT}		10	20	30	kΩ
Watchdog Timing						
Delay Capacitor Charge Current	I _{CD}	V _{CD} = 1.2V		1.53		μA
Delay Capacitor Deactivation Charge Current	I _{DW_CH_DEACT}	V _{CD} = 1.2V		1.53		μA
Delay Capacitor Watchdog Discharge Current	I _{DW_DISCH}	V _{CD} = 1.2V		0.5		μA
Upper Watchdog Timing Threshold	V _{DW_HIGH}			1.44		V
Lower Watchdog Timing Threshold	V _{DW_LOW}			0.89		V
Upper Delay Watchdog Deactivated Hold Voltage	V _{DW_CD}	V _{nWDEN} ≥ V _{nWDEN_HIGH}		1.54		V
Watchdog Trigger Time	t _{WDI_TR_10nF}	Calculated value, C _D = 10nF	7	11	15	ms
Watchdog Output Low Time	t _{WD_LO_10nF}	Calculated value, C _D = 10nF	2.5	3.5	5.5	ms
Watchdog Period	t _{WD_P_10nF}	Calculated value, t _{WDI_TR_10nF} + t _{WD_LO_10nF} , C _D = 10nF	9.5	14.5	20.5	ms







NOTE:

1. Guaranteed by design.







TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13.5\text{V}$, unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13.5\text{V}$, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)





 $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13.5\text{V}$, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 13.5\text{V}$, unless otherwise noted.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

TA = -40°C to +125°C, VCC = 13.5V, unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

DETAILED DESCRIPTION

The SGM70420 is a high precision a low dropout linear regulator with enable, watchdog, reset and user-programmable delay functions. It has low quiescent current 23 μ A (TYP) at 50 μ A load and low dropout voltage of 115mV at 100mA load. It also has over-temperature protection and over-current protection. Additionally, it can still work properly under extremely high transient voltage up to 45V.

Voltage Regulator

There is a resistor network inside the SGM70420 to divide the output voltage V_{OUT} . The stability of the regulation loop is governed by the characteristics of the output capacitance, the magnitude of the load current (I_{OUT}), the device junction temperature (T_J), and the underlying internal circuit architecture.

Output Capacitor

System stability depends on the correct choice of the output capacitor. The selected C_{OUT} must comply with the specified limits for both capacitance and ESR. Its value should be determined by the application requirements to provide adequate charge buffering during output load current transients.

Input Capacitors, Reverse Polarity Protection Diode

An input C_{IN} is advised to improve immunity to supply disturbances. The use of a reverse-polarity protection

diode with parallel capacitors helps limit input voltage spikes and high-frequency interference. The capacitors should be positioned close to the IC terminals for best performance.

Smooth Ramp-Up

A controlled ramp-up function is implemented to limit output voltage over-shoot during startup. This reduces startup over-shoot and is largely independent of load conditions and output capacitor values.

Output Current Limitation

Under short-circuit or overload conditions, the load current may rise beyond the rated value. The device then activates output current limiting, causing the output voltage to drop accordingly.

Over-Temperature Shutdown

An over-temperature shutdown function protects the device from damage under fault conditions, such as a sustained output short-circuit. When the thermal limit is reached, the device is turned off and automatically restarts after cooling, resulting in a cyclic behavior of the output voltage. Operation with junction temperatures above +150°C exceeds the maximum ratings and may significantly shorten device lifetime.




Figure 3. Functional Block Diagram Voltage Regulator Circuit



Figure 4. Output Voltage versus Input Voltage

DETAILED DESCRIPTION (continued)




Figure 5. Parameter Definition

Enable

The device is controlled through the EN input. A high level, such as the battery voltage, enables operation, while a low level, such as GND, disables the device. To prevent unintended switching with slowly changing EN signals, an internal hysteresis is implemented.

Reset

The reset function supervises the regulated output voltage V_{OUT} and enables the system or microcontroller to respond to an impending power loss. Selected reset parameters can be configured to match application requirements, as described in the following sections.

Output Under-Voltage Reset Event

When V_{OUT} falls below the output under-voltage reset threshold V_{RT_LOW} , an under-voltage condition is detected and the nRESET output is asserted low. This signal can be used to reset a microcontroller powered by V_{OUT} .

Reset Reaction Time

When the regulator output falls below the under-voltage reset threshold V_{RT_LOW} , the delay capacitor C_D begins to discharge with the current I_{DR_DSCH} . Once the delay voltage V_{CD} reaches the lower delay threshold V_{DR_LOW} , the nRESET output is driven low. The interval between V_{OUT} crossing V_{RT_LOW} and nRESET being asserted low defines the total reset reaction time t_{RR_TOTAL} .

The total reset reaction time t_{RR_TOTAL} equals the delay capacitor discharge time (t_{RR_CD}) plus the device internal response time (t_{RR_INT}).

$$t_{RR_TOTAL} = t_{RR_INT} + t_{RR_CD} \quad (1)$$

where

t_{RR_TOTAL} : Total reset reaction time

t_{RR_INT} : Internal reset reaction time

t_{RR_CD} : Delay capacitor discharge time. For $C_D = 10nF$ see value specified in delay capacitor discharge time.

When the output voltage drop duration is shorter than the reset blanking time t_{RR_BLANK} , the delay capacitor is not discharged and the nRESET output remains inactive. This blanking function avoids unintended

microcontroller resets resulting from short output voltage glitches.

Power-On Reset Delay Time

Prior to regulator startup or following an under-voltage reset, the delay capacitor CD is fully discharged. When the regulator output rises above the upper under-voltage reset threshold V_{RT_HIGH} , CD begins charging with the current I_{D_CH} . When the delay voltage V_{CD} rises to the upper threshold V_{DR_HIGH} , the nRESET output is deasserted.

The time elapsed from V_{OUT} exceeding V_{RT_HIGH} to nRESET going high is defined as the power-on reset delay, t_{D_PWR-ON} . This delay allows sufficient time for microcontroller initialization and is programmable via the external delay capacitor CD connected to the CD pin.

For applications requiring a power-on reset delay different from the value specified for $C_D = 10nF$, the required capacitor value can be calculated based on the equations provided in the Reset Delay Timing section.

$$C_D = 10nF \times t_{CD_PWRON} / t_{CD_PWRON_10nF} \quad (2)$$

where

t_{CD_PWRON} : Power-on reset delay time as required by the system

$t_{CD_PWRON_10nF}$: Power-on reset delay time

C_D : Delay capacitor required

This equation applies when C_D is 1nF or greater. For accurate timing results, the tolerance of the delay capacitor should also be taken into account.

Reset Output (nRESET)

The nRESET output uses an open-drain structure with an internal pull-up resistor. When a lower-impedance nRESET signal is needed, an external pull-up to V_{OUT} may be applied. The minimum external resistor value is limited by the nRESET sink current capability and is provided in the Electrical Characteristics. The timing relationship between V_{OUT} thresholds and nRESET outputs is illustrated in Figure 6.

Reset Output (nRESET) Low for $V_{OUT} \geq 1V$

During an under-voltage reset event, the device holds the nRESET output low as long as V_{OUT} remains at or above 1V, even when the input voltage V_{CC} is 0V. This behavior is supported by powering the reset circuitry from the output capacitor.

DETAILED DESCRIPTION (continued)




Figure 6. Timing Diagram Reset

Reset Adjust Function

The under-voltage reset threshold can be adapted to application requirements by using an external resistor divider (R_{ADJ_1} , R_{ADJ_2}) connected to the RADJ pin. For the default threshold setting, the RADJ pin should be tied to GND.

When selecting the resistor values, the additional current through the divider must be taken into account. With the divider connected, the adjusted lower under-voltage reset threshold $V_{RT_LOW_NEW}$ can be calculated as shown below, assuming the reset adjust pin current I_{RADJ} is negligible. See Figure 7.

$$V_{RT_LOW_NEW} = V_{RADJ_TH} \times (R_{ADJ_1} + R_{ADJ_2}) / R_{ADJ_2} \quad (3)$$

where

$V_{RT_LOW_NEW}$: Desired reset switching threshold.

R_{ADJ_1} , R_{ADJ_2} : Resistors of the external voltage divider.

V_{RADJ_TH} : Reset adjust switching threshold.

Watchdog

The watchdog supervises the microcontroller to identify timing-related faults. If a required rising edge on the WDI input is not detected within the programmed interval, the watchdog output is asserted low. The watchdog timing is set by an external delay capacitor C_D . Details on valid WDI signal behavior are provided in the following sections.

The watchdog output nWDO is independent of the reset output nRESET and may be used as an interrupt source for the microcontroller. If desired, the nWDO and nRESET pins can be connected together to form a wired-OR configuration with an active-low output. See Figure 8.

Watchdog Inhibit Input (nWDEN)

The watchdog function is controlled by the nWDEN inhibit input. Driving nWDEN high disables the watchdog, during which the capacitor connected to the CD pin is charged to the watchdog hold voltage V_{DW_CD} . The nWDEN input signal must remain within the limits specified in the Watchdog Electrical Characteristics.

Watchdog Output (nWDO)

The nWDO output is implemented as an open-drain output with an internal pull-up resistor. If lower output impedance is required, an external pull-up resistor may be connected to VOUT. Because the nWDO sink current is limited, the minimum permitted value of the external pull-up resistor R_{nWDO_EXT} is defined in the Watchdog Electrical Characteristics.




Figure 7. Functional Block Diagram Reset

DETAILED DESCRIPTION (continued)




Figure 8. Functional Block Diagram Watchdog Circuit

Watchdog Input (WDI)

A rising edge on the WDI input services the watchdog. Due to the integrated high-pass filtering, the signal amplitude and transition slope at the WDI pin must meet the specifications listed under Watchdog Input (WDI). The applied test pulse is illustrated in Figure 9.




Figure 9. Test Pulses Watchdog Input WDI

Watchdog Timing

When the watchdog is active and no rising edge is detected on the WDI input, the delay capacitor C_D repeatedly charges and discharges between the thresholds V_{DW_LOW} and V_{DW_HIGH} . Each time the capacitor voltage V_{CD} reaches V_{DW_LOW} during discharge, the nRESET output is asserted low for the duration t_{WD_LO} . This cyclic behavior continues with a watchdog period of t_{WD_P} .

If a rising edge on WDI is detected while C_D is discharging, a new charging cycle is initiated. To avoid asserting nRESET low, the WDI rising edge must occur within the watchdog trigger window t_{WD_TR} .

For applications requiring a watchdog trigger time different from the value specified for $C_D = 10nF$, the corresponding capacitor value can be calculated using the equations provided in the Watchdog Timing section.

$$C_D = 10nF \times t_{WD_TR}/t_{WD_TR_10nF} \quad (4)$$

The watchdog output low time t_{WD_LO} and the watchdog period t_{WD_P} equate to:

$$t_{WD_LO} = t_{WD_LO_10nF} \times C_D/10nF \quad (5)$$

$$t_{WD_P} = t_{WD_TR} + t_{WD_LO} \quad (6)$$

The formula applies for $C_D \geq 1nF$. For precise timing calculations consider the delay capacitor's tolerance.




Figure 10. Timing Diagram Watchdog

APPLICATION INFORMATION

Application Diagram




Figure 11. Application Diagram

Selection of external components

Input Pin

Figure 11 illustrates a typical input configuration for a linear voltage regulator. A ceramic input capacitor with a value between 100nF and 470nF is recommended to attenuate high-frequency line disturbances, such as ISO pulses 3a and 3b, and should be placed as close as possible to the regulator input pin.

To buffer high-energy transients, such as ISO pulse 2a, an aluminum electrolytic capacitor in the range of 10µF to 470µF is suggested at the input. This capacitor should also be located near the input pin on the PCB.

An over-voltage suppressor diode may be added to clamp input voltages that exceed the regulator's maximum rating and to protect the device from over-voltage stress.

While these external input components are not required for basic regulator operation, their use is recommended in environments subject to significant supply disturbances.

Output Pin

An output capacitor is required to ensure stable operation of the linear voltage regulator, with the applicable specifications defined in the functional operating range. The device is optimized for use with

very low-ESR capacitors; ceramic capacitors with X5R or X7R dielectric types.

For optimal performance, the output capacitor should be placed as close as possible to the output and GND pins, preferably on the same PCB side as the regulator. Under fast input voltage or load current transients, the capacitor value must be appropriately selected and validated in the target application to maintain output stability.

Thermal Shutdown

When the die temperature exceeds the threshold value of thermal shutdown, the SGM70420 will be in shutdown state and it will remain in this state until the die temperature decreases to +155°C.

Power Dissipation (P_D)

Power dissipation (P_D) of the SGM70420 can be calculated by the equation $P_D = (V_{CC} - V_{OUT}) \times I_{OUT}$. The maximum allowable power dissipation ($P_{D(MAX)}$) of the SGM70420 is affected by many factors, including the difference between maximum junction temperature and ambient temperature ($T_{J(MAX)} - T_A$), package thermal resistance from the junction to the ambient environment (θ_{JA}), the rate of ambient airflow and PCB layout. $P_{D(MAX)}$ can be approximated by the following equation:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA} \quad (7)$$

REVISION HISTORY




NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original to REV.A (DECEMBER 2025)	Page
Changed from product preview to production data.....	All

PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS


SSOP-14 (Exposed Pad)



TOP VIEW

BOTTOM VIEW

RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	-	-	1.400
A1	0.000	-	0.100
A2	1.200 REF		
b	0.200	-	0.300
c	0.190	-	0.280
D	4.800	-	5.000
D1	3.800	-	4.200
E	3.800	-	4.000
E1	5.800	-	6.200
E2	2.300	-	2.700
e	0.650 BSC		
L	0.400	-	0.850
θ	0°	-	8°
ccc	0.100		


NOTES:

1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SSOP-14 (Exposed Pad)	13"	12.4	6.50	5.25	1.70	4.0	8.0	2.0	12.0	Q1

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	DD0002
13"	386	280	370	5	