

### GENERAL DESCRIPTION

The SGM61101 is a high-frequency, synchronous Buck converter optimized for simple and quick application to high density designs. High output voltage accuracy and fast transient response along with small LC output filter elements are easily achievable with the 2.1MHz (TYP) switching frequency and the AHP-COT control.

The 3V to 17V input voltage range makes this device a suitable choice for both 12V input power rails and the battery powered applications including Li-Ion batteries. It supports 100% duty cycle operation and can provide 0.6A continuous current to its adjustable or fixed output voltage versions. The enable input (EN) and power-good output (PG) pins provide power sequencing capability.

In power-save mode (PSM), the VIN quiescent current is reduced to 22 $\mu$ A (TYP). Operation mode is seamlessly changed between PWM and PSM to keep the efficiency high in entire load range. Mode changing is automatically decided based on the load current at the DCM/CCM changeover level.

In the shutdown mode, the device is completely turned off and the current consumption drops to 1.2 $\mu$ A (TYP).

The SGM61101 is available in a Green TDFN-2 $\times$ 2-8AL package.

### FEATURES

- AHP-COT Control
- 3V to 17V Input Voltage Range
- Support 0.6A Output Current
- 0.9V to 5.5V Adjustable Output Voltage
- Fixed Output Voltage Version: 3.3V
- Internal Compensation
- 170 $\mu$ s (TYP) Soft-Start Time
- Pre-biased Function during Soft Startup
- Power-Save Mode with Seamless Transition
- 22 $\mu$ A (TYP) Quiescent Current
- Power-Good Output
- 100% Duty Cycle Mode
- Under-Voltage Lockout (UVLO)
- Thermal Shutdown Protection
- Short-Circuit Protection
- Over-Temperature Protection
- Available in a Green TDFN-2 $\times$ 2-8AL Package

### APPLICATIONS

Supply for Standard 12V Rails  
 Supply for Li-Lon Battery  
 Replacement of LDO  
 Embedded Systems  
 Digital Camera  
 Mobile Terminal Equipment

### TYPICAL APPLICATION





Figure 1. Typical Application Circuit




## PACKAGE/ORDERING INFORMATION

| MODEL        | PACKAGE DESCRIPTION | SPECIFIED TEMPERATURE RANGE | ORDERING NUMBER       | PACKAGE MARKING | PACKING OPTION      |
|--------------|---------------------|-----------------------------|-----------------------|-----------------|---------------------|
| SGM61101-ADJ | TDFN-2×2-8AL        | -40°C to +125°C             | SGM61101-ADJXTDE8G/TR | 0TU<br>XXXX     | Tape and Reel, 3000 |
| SGM61101-3.3 | TDFN-2×2-8AL        | -40°C to +125°C             | SGM61101-3.3XTDE8G/TR | 0TV<br>XXXX     | Tape and Reel, 3000 |

## MARKING INFORMATION

NOTE: XXXX = Date Code, Trace Code and Vendor Code.

XXXX



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

## ABSOLUTE MAXIMUM RATINGS

## Pin Voltage Range

V<sub>IN</sub> ..... -0.3V to 20V  
 EN, SW ..... -0.3V to V<sub>IN</sub> + 0.3V  
 FB, PG, VOS ..... -0.3V to 6V  
 Power Good Sink Current, PG ..... 10mA

## Package Thermal Resistance

TDFN-2×2-8AL,  $\theta_{JA}$  ..... 56.7°C/W  
 TDFN-2×2-8AL,  $\theta_{JB}$  ..... 24.8°C/W  
 TDFN-2×2-8AL,  $\theta_{JC}$  (TOP) ..... 79°C/W  
 TDFN-2×2-8AL,  $\theta_{JC}$  (BOT) ..... 6.5°C/W

Junction Temperature ..... +150°C

Storage Temperature Range ..... -65°C to +150°C

Lead Temperature (Soldering, 10s) ..... +260°C

ESD Susceptibility <sup>(1) (2)</sup>

HBM ..... ±3000V

CDM ..... ±1000V

## NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

## RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V<sub>IN</sub> ..... 3V to 17V

Output Voltage Range, V<sub>OUT</sub> ..... 0.9V to 5.5V

Operating Junction Temperature, T<sub>J</sub> ..... -40°C to +125°C

## OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


## ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN         | NAME | TYPE | FUNCTION  |
|-------------|------|------|---|
| 1           | PGND | G    | Power Ground.   |
| 2           | VIN  | P    | Supply Voltage.   |
| 3           | EN   | I    | Enable Input. Pull up to a logic-high voltage to enable the device, pull down to disable it.  |
| 4           | AGND | G    | Analog Ground.  |
| 5           | FB   | I    | Output Voltage Feedback Input (in the Adjustable Version). Connect a resistor divider from the output to this pin to set the output voltage. In the fixed output versions, an internal resistor connects this pin to ground and it is recommended to short the FB pin to AGND to improve the thermal performance. |
| 6           | VOS  | I    | Output Voltage Sense Pin. Connect this pin to sense the output ripple that is needed for the internal control loop.   |
| 7           | SW   | P    | Switch Node. Connect this pin to the internal MOSFET switches. Connect inductor between SW and output capacitor.  |
| 8           | PG   | O    | Power-Good Output. Indicate readiness when high ( $V_{OUT}$ ready) and indicate $V_{OUT}$ below nominal regulation when low. Open-drain, a pull-up resistor is necessary, and it becomes high-impedance state when the device is switched off.  |
| Exposed Pad | AGND | G    | Ground. Must be connected to AGND and soldered to achieve good-power dissipation and mechanical reliability.  |

NOTE: I = input, O = output, P = power, G = ground.

## ELECTRICAL CHARACTERISTICS





(T<sub>J</sub> = -40°C to +125°C, typical values are measured at V<sub>IN</sub> = 12V and T<sub>A</sub> = +25°C, unless otherwise noted.)

| PARAMETER                                     | SYMBOL                              | CONDITIONS   | MIN   | TYP  | MAX   | UNITS |
|---|-------------------------------------|--|-------|------|-------|-------|
| Supply  |                                     |  |       |      |       |       |
| Input Voltage Range <sup>(1)</sup>            | V <sub>IN</sub>                     |  | 3     |      | 17    | V     |
| Operating Quiescent Current                   | I <sub>Q</sub>                      | V <sub>IN</sub> = 12V, EN = high, I <sub>OUT</sub> = 0mA, device not switching                   |       | 22   | 32    | μA    |
| Shutdown Current                              | I <sub>SD</sub>                     | EN = low   |       | 1.2  | 2.8   | μA    |
| Under-Voltage Lockout Threshold               | V <sub>UVLO</sub>                   | Falling input voltage  | 2.6   | 2.73 | 2.85  | V     |
|   |                                     | Hysteresis   |       | 160  |       | mV    |
| Thermal Shutdown Temperature                  | T <sub>SD</sub>                     | T <sub>J</sub> rising  |       | 160  |       | °C    |
| Thermal Shutdown Hysteresis                   | T <sub>HYS</sub>                    |  |       | 20   |       |       |
| Control (EN, PG)                              |                                     |  |       |      |       |       |
| High Level Input Voltage (EN)                 | V <sub>EN_H</sub>                   |  | 0.9   |      |       | V     |
| Low Level Input Voltage (EN)                  | V <sub>EN_L</sub>                   |  |       |      | 0.3   | V     |
| Input Leakage Current (EN)                    | I <sub>LKG_EN</sub>                 | EN = V <sub>IN</sub> or GND  |       | 0.01 | 0.5   | μA    |
| Power-Good Threshold Voltage                  | V <sub>TH_PG</sub>                  | V <sub>PG</sub> rising, V <sub>FB</sub> referenced to V <sub>REF</sub>                           | 91    | 95   | 98    | %     |
|   |                                     | V <sub>PG</sub> falling, V <sub>FB</sub> referenced to V <sub>REF</sub>                          | 85    | 89   | 92    |       |
| Power-Good Output Low                         | V <sub>OL_PG</sub>                  | I <sub>SINK</sub> = 2mA  |       | 0.12 | 0.3   | V     |
| Input Leakage Current (PG)                    | I <sub>LKG_PG</sub>                 | V <sub>PG</sub> = 1.8V   |       | 1    | 100   | nA    |
| Power Switch                                  |                                     |  |       |      |       |       |
| High-side MOSFET On-Resistance                | R <sub>DSON</sub>                   | V <sub>IN</sub> ≥ 6V   |       | 255  | 450   | mΩ    |
|   |                                     | V <sub>IN</sub> = 3V   |       | 305  |       |       |
| Low-side MOSFET On-Resistance                 |                                     | V <sub>IN</sub> ≥ 6V   |       | 115  | 200   | mΩ    |
|   |                                     | V <sub>IN</sub> = 3V   |       | 165  |       |       |
| High-side MOSFET DC Current Limit             | I <sub>LIM</sub>                    | V <sub>IN</sub> = 12V  | 1.5   | 1.8  | 2     | A     |
| Low-side MOSFET DC Current Limit              |                                     | V <sub>IN</sub> = 12V  | 0.7   | 0.9  | 1.2   | A     |
| Output  |                                     |  |       |      |       |       |
| Soft-Start Time                               | t <sub>SS</sub>                     | V <sub>IN</sub> = 12V, from start switching to 90%V <sub>OUT</sub> nominal                       |       | 170  |       | μs    |
| Internal Reference Voltage                    | V <sub>REF</sub>                    |  | 0.782 | 0.8  | 0.818 | V     |
| FB Input Leakage Current                      | I <sub>LKG_FB</sub>                 | SGM61101-ADJ, V <sub>FB</sub> = 1.2V   |       | 1    | 100   | nA    |
| Output Voltage Range                          | V <sub>OUT</sub>                    | SGM61101-ADJ, V <sub>IN</sub> ≥ V <sub>OUT</sub>   | 0.9   |      | 5.5   | V     |
| Feedback Voltage Accuracy <sup>(2)</sup>      |                                     | PWM mode operation, V <sub>IN</sub> ≥ V <sub>OUT</sub> + 1V                                      | -3    |      | 3     | %     |
|   |                                     | Power-save mode operation, C <sub>OUT</sub> = 2 × 22μF   | -3    |      | 4     |       |
| Output Voltage Load Regulation <sup>(2)</sup> | ΔV <sub>OUT</sub> /I <sub>OUT</sub> | PWM mode operation, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 3.3V                               |       | 0.1  |       | %/A   |
| Output Voltage Line Regulation <sup>(2)</sup> | Δ V <sub>OUT</sub> /V <sub>IN</sub> | PWM mode operation, 4V ≤ V <sub>IN</sub> ≤ 17V, V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 0.5A |       | 0.02 |       | %/V   |

## NOTE:







1. The device remains operational even during under-voltage lockout conditions.
2. Close loop test.

## TYPICAL PERFORMANCE CHARACTERISTICS









**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $L_1 = 2.2\mu\text{H}$  and  $\text{DCR}_{\text{TYP}} = 57\text{m}\Omega$ , unless otherwise noted.









## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $L_1 = 2.2\mu\text{H}$  and  $\text{DCR}_{\text{TP}} = 57\text{m}\Omega$ , unless otherwise noted.



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)







$T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $L_1 = 2.2\mu\text{H}$  and  $\text{DCR}_{\text{TP}} = 57\text{m}\Omega$ , unless otherwise noted.











**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $L_1 = 2.2\mu\text{H}$  and  $\text{DCR}_{\text{TP}} = 57\text{m}\Omega$ , unless otherwise noted.



**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


$T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $L_1 = 2.2\mu\text{H}$  and  $\text{DCR}_{\text{TP}} = 57\text{m}\Omega$ , unless otherwise noted.



**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


$T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $L_1 = 2.2\mu\text{H}$  and  $\text{DCR}_{\text{TYP}} = 57\text{m}\Omega$ , unless otherwise noted.

Startup with 100mA




Time (200μs/div)

Startup with 600mA




Time (200μs/div)

Typical Operation in Power-Save Mode




Time (1.5μs/div)

Typical Operation in PWM Mode




Time (400ns/div)

Current Limit with Output Short



Time (50μs/div)

Recover from Output Short



Time (50μs/div)

## FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram (Adjustable Output Voltage)




Figure 3. Block Diagram (Fixed Output Voltage)

## DETAILED DESCRIPTION

### Overview

SGM61101 is a series of high-frequency, synchronous Buck converter with AHP-COT architecture and advanced regulation topology. The device works in pulse width modulation (PWM) mode at medium to heavy loads. When the load current falls, it goes into PSM to achieve high efficiency with reducing switching frequency and minimizing quiescent current. Operation mode is seamlessly changed between PWM and PSM to keep the efficiency high in entire load range. In PWM mode, the device operates at typical 2.1MHz switching frequency.

### Under-Voltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, under-voltage lockout is implemented to shut down the device when input voltage is lower than  $V_{UVLO}$  (when  $V_{IN}$  voltage falls). When the input voltage is higher than  $V_{UVLO}$ , the device will recover to normal operation with a 160mV hysteresis.

### Device Enable and Disable (EN)

The SGM61101 is enabled by setting the EN pin input to high. It is disabled when EN pin falls low. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the setting point voltage. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off to reduce the device current to 1.2 $\mu$ A. The EN pin is connected with a pull-down resistor to ensure that it remains at the appropriate level. When the EN is connected to a high level, the pull-down circuit is disconnected. If it keeps floating after a low level is connected, the internal pull-down resistance will remain low until the pin is connected to a high level. So the EN pin must be reliably connected to a high or low level.

### Soft-Start and Pre-biased Output

A 170 $\mu$ s internal soft-start circuit is included to prevent input inrush current and input voltage drops during startup. This circuit slowly ramps up to the error amplifier reference voltage ( $V_{REF} = 0.8V$ ) after exiting the shutdown state or under-voltage lockout (UVLO). Slow increase of the output voltage prevents the excessive inrush current for charging the output capacitors and creates a smooth output voltage rise. The other advantage of a soft-start is avoiding supply voltage drops especially on the high internal impedance

sources such as the primary cells and rechargeable batteries.

The SGM61101 is also capable of starting with a pre-biased output capacitor when it is powered up or enabled. When the device is turning on, a bias on the output is likely to exist due to the other sources connected to the load(s) such as multi-voltage ICs or simply because of residual charges on the output capacitors. For example, when a device with light load is disabled and re-enabled, the output voltage cannot drop too much during the off period and the device must restart under pre-biased output condition. Without the pre-biased capability, the device cannot be able to start up properly. During the pre-biased start, when the internal set ramp voltage is higher than the pre-biased voltage, the switch is allowed to operate, and then start normally until the output voltage reaches the given value.

### Power Good (PG)

The device has PG function inside. PG is an open-drain output with a maximum sinking capacity of 2mA. Connect the pin to GND or keep it floating when it is not in use, otherwise this pin should be pulled to a logical high rail not exceeding 5.5V with an external resistor. For the SGM61101, the PG pin is driven to a low level, when the device is started until the output voltage reaches 95% of the set value, otherwise it is in a high impedance state. Table 1 respectively shows the PG state changes of SGM61101 under different conditions. By connecting the PG signal to the EN pins of other converters, it can be used for sequencing of multiple tracks.

**Table 1. PG Output State in Different Conditions**

| Device Information        |                            | PG State |     |
|---------------------------|----------------------------|----------|-----|
|                           |                            | High-Z   | Low |
| Enable (EN = High)        | $V_{FB} \geq V_{TH\_PG}$   | √        |     |
|                           | $V_{FB} \leq V_{TH\_PG}$   |          | √   |
| Shutdown by EN (EN = Low) |                            | √        |     |
| Thermal Shutdown          | $T_J > T_{SD}$             | √        |     |
| UVLO                      | $0.7V < V_{IN} < V_{UVLO}$ | √        |     |
| Power Supply Removal      | $V_{IN} < 0.7V$            | √        |     |

**DETAILED DESCRIPTION (continued)****Pulse Width Modulation (PWM) Operation**

In the condition of continuous conduction mode (CCM) which occurs at medium to heavy load, the device works in pulse width modulation (PWM) operation. Then a fixed on-time architecture is activated. The device operates at a nominal switching frequency of 2.1MHz (TYP).

**Power-Save Mode (PSM)**

As the load current decreases, the inductor current will change from continuous mode (CCM) to discontinuous mode (DCM). At this time, the on-time  $t_{ON}$  of the switch in COT mode is unchanged, and the turn-off time becomes longer, so the switching frequency decreases. When the load current is further reduced, the SGM61101 series will enter the power saving mode (PSM). The device then maintains high efficiency by reducing the switching frequency and operating at a minimum static current. In PSM mode, the inductor current is discontinuous and the output voltage is slightly higher than the nominal output voltage. This effect can be mitigated by a larger output capacitance. The switching frequency is greatly reduced as the load current decreases in PSM mode.

When the duty cycle is small, the minimum on-time is set to limit the switching loss, in which case the circuit frequency is below the nominal value. When the input and output voltages are close, the device will remain in PWM mode, no matter how the load changes, and no longer enter PSM mode.

**100% Duty Cycle**

When the input voltage gradually drops to the regulation output voltage, the device can operate at 100% duty cycle and keep the high-side MOSFET

continuously on for minimal input-to-output voltage difference. The low-side MOSFET is kept off. In this mode, the lowest input voltage for keeping the output regulated is determined by load current and the resistive drops from the input to the output as given in Equation 1:

$$V_{IN\_MIN} = V_{OUT} + I_{OUT\_MAX} \times (R_{DS(on)} + R_L) \quad (1)$$

where:

$V_{IN\_MIN}$  is the minimum input voltage to maintain output voltage in regulation.

$I_{OUT\_MAX}$  is the maximum output current.

$R_{DS(on)}$  is high-side MOSFET on-resistance.

$R_L$  is inductor DC resistance (DCR).

**Switch Current Limits and Short-Circuit Protection**

Limiting switch current protects the switch itself and also prevents over-current sources and the inductor. When the high-side (HS) switch current exceeds the high-side switch threshold, the HS switch is off and the low-side (LS) switch is on to reduce the inductive current and limit the peak current. The switch on the high-side (HS) can be turned on again only when the switch current on the low-side (LS) is lower than the low switch threshold.

**Thermal Protection and Shutdown**

Thermal protection is included to protect the die against overheating damage. If the junction temperature exceeds  $T_{SD}$  threshold, the switching is stopped and the device is shut down. An automatic recovery with a soft-start begins when the junction cools down for 20°C below the  $T_{SD}$  limit.

## APPLICATION INFORMATION

In this section, power supply design with the SGM61101 synchronous Buck converter and selection of the external component will be explained based on the typical application that is applicable for various input and output voltage combinations.




Figure 4. 3.3V Output Voltage Application of SGM61101-ADJ

## Design Requirements

Table 2 summarizes the requirements for this example as shown in Figure 4. The selected components are given in Table 3.

Table 2. Design Parameters for the Application Example

| Design Parameter         | Example Value |
|--------------------------|---------------|
| Input Voltage (SGM61101) | 5V to 17V     |
| Output Voltage           | 3.3V          |
| Maximum Output Current   | 0.6A          |

Table 3. Selected Components for the Design Example

| Ref            | Description  | Manufacturer |
|----------------|--|--------------|
| C <sub>1</sub> | 10µF, Ceramic Capacitor, 25V, Size 0805  | Standard     |
| C <sub>2</sub> | 0.1µF, Ceramic Capacitor, 25V, Size 0603   | Standard     |
| C <sub>3</sub> | 22µF, Ceramic Capacitor, 6.3V, Size 0805   | Standard     |
| L <sub>1</sub> | 2.2µH, Power Inductor, DCR <sub>TYP</sub> = 57mΩ, I <sub>SAT</sub> = 3.2A, I <sub>RMS</sub> = 2.3A | Sunlord      |
| R <sub>1</sub> | 160kΩ, Chip Resistor, 1/16W, 1%, Size 0603   | Standard     |
| R <sub>2</sub> | 51kΩ, Chip Resistor, 1/16W, 1%, Size 0603  | Standard     |
| R <sub>3</sub> | 100kΩ, Chip Resistor, 1/16W, 1%, Size 0603   | Standard     |

Input Capacitor Selection (C<sub>IN</sub>)

The input capacitor is the low impedance energy source for the converter that helps provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering. In most cases, a 10µF input capacitor is recommended, a larger value reduces input voltage ripple and improves system stability. Usually a 0.1µF low ESR ceramic capacitor is recommended to be connected between the VIN and PGND pins as closely as possible.

## Inductor Selection

The important factors for inductor selection are inductance (L), saturation current (I<sub>SAT</sub>), RMS rating (I<sub>RMS</sub>), DC resistance (DCR) and dimensions. Use Equation 2 to find the inductor peak current (I<sub>L\_MAX</sub>) and peak-to-peak ripple current (ΔI<sub>L</sub>) in static conditions:

$$I_{L\_MAX} = I_{OUT\_MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}} \quad (2)$$

where:

I<sub>OUT\_MAX</sub> is the maximum output DC current.

ΔI<sub>L</sub> is the inductor current ripple (peak-to-peak).

f<sub>SW</sub> is switching frequency (MHz).

L is the inductance value (µH).

Usually, the peak-to-peak inductor current is selected between 10% and 40% of the maximum output current. However, under COT control, when the input voltage is high and the load is extremely low, the larger inductance value is conducive to reduce the output voltage ripple. Saturation current of the recommended inductance is higher than 120% × I<sub>L\_MAX</sub>. The inductor initial tolerance can be as high as -20% to +20% of the nominal value and proper current derating is usually required. More generally, choosing the saturation current above high-side limit is enough. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor. Larger inductance values reduce the ripple current but lead to sluggish transient response. 2.2µH is the recommended value for the typical application.

## APPLICATION INFORMATION (continued)

Output Capacitor Selection ( $C_{OUT}$ )

The architecture of the SGM61101 allows use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors are recommended due to the low output voltage ripple. To keep the resistance up to high frequencies and to achieve narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. The bias voltage can cause the capacitance of the ceramic capacitor to decrease significantly, and the degree of decrease depends on the specification of the capacitor (size, nominal voltage, temperature standard).

The effective deviation of a ceramic capacitor can be as high as -50% to +20% of the nominal value.  $C_{OUT} = 22\mu\text{F}$  is the recommended values for the typical application. If the switching frequency is seriously reduced due to the decrease of the input voltage, it is recommended to increase the output capacitance to ensure system stability.

## Various Output Voltages




Figure 5. 0.9V Output Voltage Application of SGM61101-ADJ




Figure 6. 1.2V Output Voltage Application of SGM61101-ADJ




Figure 7. 1.8V Output Voltage Application of SGM61101-ADJ

## Output Voltage Adjustment

Use Equation 3 for selecting the feedback resistors ( $R_1$  and  $R_2$ ) in Figure 4 to set the desired output voltage. There is a 10pF capacitance between the VOS pin and the FB pin inside the device. It forms a set of zero-pole pair with  $R_1$  and  $R_2$ . The position of the zero-pole pair will affect the dynamic characteristics and stability of the system. Therefore, for different output voltages, please refer to the  $R_1/R_2$  values of similar output voltages in Figure 4 to Figure 8.

$$R_1 = R_2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) = R_2 \times \left( \frac{V_{OUT}}{0.8V} - 1 \right) \quad (3)$$



## APPLICATION INFORMATION (continued)




Figure 8. 5V Output Voltage Application of SGM61101-ADJ




Figure 9. Application of SGM61101-3.3


## Layout Guidelines

A good printed-circuit-board (PCB) layout is a critical element of any high-performance design. Follow the guidelines below for designing a good layout for the SGM61101.


- Place the input capacitor close to the device with the shortest possible connection traces.
- Share the same GND return point for the input and output capacitors and locate it as close as possible to the device PGND pin to minimize the AC current loops.
- Place the inductor close to the switching node and connect it with a short trace to minimize the parasitic capacitances coupled to the SW node.

- Keep signal traces such as FB and VOS sensing lines away from SW or other noise sources. Both of them need to be connected to VOUT by the shortest path and near the output capacitor.
- Divider resistors are placed close to the IC and connect to the AGND and FB pins directly.
- AGND pin and PGND pin need to be connected through the exposed pad for single-point grounding. In order to ensure mechanical reliability and good heat dissipation, the exposed pad must be fully welded to the circuit board.
- Use GND planes in middle layers (if used) for shielding and minimizing the ground potential drifts.

Refer to Figure 10 for a recommended PCB layout.



Top Layer



Bottom Layer

Figure 10. PCB Layout

---

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

---

### FEBRUARY 2025 – REV.A to REV.A.1

Page

---

|   |   |
|---|---|
| Deleted the SGM61101-5.0XTDE8G/TR ..... | 2 |
|---|---|

---

### Changes from Original (NOVEMBER 2024) to REV.A

Page


---

|  |     |
|--|-----|
| Changed from product preview to production data..... | All |
|--|-----|

---

## PACKAGE OUTLINE DIMENSIONS

### TDFN-2×2-8AL




| Symbol | Dimensions In Millimeters |     |       |
|--------|---------------------------|-----|-------|
|        | MIN                       | NOM | MAX   |
| A      | 0.700                     | -   | 0.800 |
| A1     | 0.000                     | -   | 0.050 |
| A2     | 0.203 REF                 |     |       |
| b      | 0.200                     | -   | 0.300 |
| D      | 1.900                     | -   | 2.100 |
| D1     | 1.450                     | -   | 1.700 |
| E      | 1.900                     | -   | 2.100 |
| E1     | 0.750                     | -   | 1.000 |
| k      | 0.200                     | -   | -     |
| e      | 0.500 BSC                 |     |       |
| L      | 0.200                     | -   | 0.400 |
| eee    | 0.080                     |     |       |


NOTE: This drawing is subject to change without notice.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


### KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|--------------|---------------|--------------------|---------|---------|---------|---------|---------|---------|--------|---------------|
| TDFN-2×2-8AL | 7"            | 9.5                | 2.30    | 2.30    | 1.10    | 4.0     | 4.0     | 2.0     | 8.0    | Q2            |

DD00001

## PACKAGE INFORMATION

### CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF CARTON BOX

| Reel Type   | Length (mm) | Width (mm) | Height (mm) | Pizza/Carton |
|-------------|-------------|------------|-------------|--------------|
| 7" (Option) | 368         | 227        | 224         | 8            |
| 7"          | 442         | 410        | 224         | 18           |

DD0002