

## 2-Channel High-side Driver with Analog **SUMICAD** Current Sense for 24V Automotive Applications

## GENERAL DESCRIPTION

The SGM42203Q is a high-side driver intended for a wide range of automotive applications. It is usually used to drive resistive or inductive load with the other terminal connected to GND. If low energy spike occurs on VCC, the internal VCC voltage clamp protects the device.

The device integrates current sense function for sensing load current through the current sense pin current out. If any of following occurs, overload current, over-temperature or short-to-VCC, the current sense pin will function to report these faults.

The current limit protects the device in case of overload conditions. Built-in output current limit mask-time allows the current limit to foldback to a preset (selectable) lower level after a preset (adjustable) time delay to protect the load more robustly per application demands.

The device will be reset by pulling low the fault reset standby pin (nFR STBY). Pulling all the inputs and nFR STBY pins low will disable the device and leave it in standby state.

The device is AEC-Q100 qualified (Automotive Electronics Council (AEC) standard Q100 Grade 1) and it is suitable for automotive applications.

The SGM42203Q is available in a Green TSSOP-16A (Exposed Pad) package.

## **APPLICATIONS**

Resistive Loads Inductive Loads Capacitive Loads

#### **FEATURES**

- AEC-Q100 Qualified for Automotive Applications **Device Temperature Grade 1**  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$
- Wide Supply Voltage Range: 5V to 36V
- Low R<sub>DSON</sub>: 86mΩ/Channel (TYP)
- Low Off-State Supply Current: 3.5µA (TYP)
- Current Sense Gain: 1655
- Built-in Variable Over-Current Mask-Time Setting **Function**
- Programmable Over-Current Limit: 2.5A, 5A, 10A, 15A
- 3V and 5V Compatible Logic Inputs
- High Accurate Proportional Load Current Sense for Both Channels
- Continues Load Current:
  - 3.5A, 1-Channel On
  - 2.5A/CH, 2-Channel On
- Open-Load Detection in Off-State
- Short-to-GND Protection by Current Limit
- Thermal Shutdown with Latch or Restart Option
- Inductive Load Negative Voltage Clamp
- Loss of GND and Loss of Battery Protection
- Under-Voltage Shutdown
- Over-Voltage Clamp

## TYPICAL APPLICATION




Figure 1. Application Schematic

For high voltage applications (such as 32V or 36V), the following design items are recommended:

- 1. To ensure robustness against short-circuit/inductive load energy dissipation during hot-plug, a clamping Diode or TVS must be connected externally to the OUTx pin.
- 2. The current limit for the CL pin is set to 2.5A or 5A.
- 3. The DLY pin is connected to a 100pF capacitor or left floating.




## PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM42203Q	TSSOP-16A (Exposed Pad)	-40°C to +125°C	SGM42203QPTS16G/TR	MEJPTS16 XXXXX	Tape and Reel, 4000

#### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

#### **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage, V <sub>CC</sub>	60V
Reverse DC Supply Voltage, -V <sub>CC</sub>	0.3V
DC Reverse Ground Pin Current, -I <sub>GND</sub>	200mA <sup>(1)</sup>
DC Output Current, I <sub>OUT</sub>	Internally limited
DC Input Current, I <sub>IN</sub>	-1mA to 10mA <sup>(1)</sup>
Fault Reset Standby DC Input Current, $I_{nFR}$	STBY
	-1mA to 1.5mA <sup>(1)</sup>
DC Reverse CS Pin Current, -I <sub>CS</sub>	
Current Sense Maximum Voltage, V <sub>CS</sub>	$V_{CC}$ - 58V to $V_{CC}$
Inductive Load Switch-Off Energy Dissipat	
Single Channel <sup>(2)</sup>	280mJ
Package Thermal Resistance	
TSSOP-16A (Exposed Pad), θ <sub>JA</sub>	29.7°C/W
TSSOP-16A (Exposed Pad), θ <sub>JB</sub>	9°C/W
TSSOP-16A (Exposed Pad), θ <sub>JC (TOP)</sub>	22.7°C/W
TSSOP-16A (Exposed Pad), θ <sub>JC (BOT)</sub>	1.8°C/W
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility (3) (4)	
HBM (VCC, OUTx Pins)	±6000V
HBM (All Other Pins)	±4000V
CDM	±1000V

#### NOTES:

- 1. Guaranteed by design, and not included in the production testing.
- 2. Test condition:  $V_{CC}$  = 24V, L = 300mH, R = 6.3 $\Omega$ , I<sub>L</sub> = 1.13A, T<sub>A</sub> = +125°C. FR4 2s2p board, 2 × 70 $\mu$ m Cu, 2 × 35 $\mu$ m Cu. 600mm<sup>2</sup> thermal pad copper area.
- 3. For human body model (HBM), all pins comply with AEC-Q100-002 specification.
- 4. For charged device model (CDM), all pins comply with AEC-Q100-011 specification.

#### RECOMMENDED OPERATING CONDITIONS

Operating Ambient Temperature Range ...... -40°C to +125°C

#### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


#### **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## **PIN CONFIGURATION**



## **PIN DESCRIPTION**

PIN	NAME	FUNCTION
1	CS1	Current Sense Output Pin. The out-going current is proportional to the load current. Connect it to the ground
8	CS2	through a $10k\Omega$ resistor if not used. It is not allowed to be floating.
2	IN1	Voltage Controlled Input Pin. Control the output switch state. Connect it to the ground through a $10k\Omega$ resistor if
7	IN2	not used.
3	nFR_STBY	Active-Low Reset Output/Standby Mode Pin. When over-temperature or over-current occurs and latches, pull nFR_STBY pin down to reset the device. If all the inputs and nFR_STBY pins are low, the device will enter into standby state. Connect it to the ground through a 10kΩ resistor if not used.
4	CL	Adjustable Current Limit. Connect respective resistor to GND_IC to set the current limit foldback level. If the current limit foldback function is not used, short this pin and the DLY pin to GND_IC.
5	GND_IC	Device Ground.
6	DLY	Over-Current Mask-Time Setting Pin. Connect respective capacitor to set the over-current mask-time. If the current limit foldback function is not used, short this pin and the CL pin to GND_IC.
9, 10, 15, 16	VCC	Power Supply. Short all the VCC pins together and connect to the supply. Do not let any of VCC pin floating.
13, 14	OUT1	Power Output. Do not connect to ground if the channel is not used, should leave it floating, there is an internal
11, 12	OUT2	high-valued resistor as bleeding path.
Exposed Pad	GND_IC	Device Ground.

## **ELECTRICAL CHARACTERISTICS**

( $V_{CC}$  = 5V to 36V,  $T_A$  = -40°C to +125°C, typical values are at  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	;	MIN	TYP	MAX	UNITS
Power Supplies	•				•		'
Operating Supply Voltage	V <sub>CC</sub>			5	24	36	V
Under-Voltage Lockout	$V_{\text{UVLO}}$				3.7	4	V
Under-Voltage Lockout Hysteresis	V <sub>UVLO_HYS</sub>				0.5		V
			T <sub>A</sub> = +25°C		86		
On-Resistance/Channel	R <sub>on</sub>	I <sub>OUT</sub> = 1.5A	T <sub>A</sub> = +125°C			150	mΩ
VCC Clamp Voltage	V <sub>CLAMP</sub>	I <sub>S</sub> = 20mA	1.4 1.20 0	60	73	85	V
Too clamp vertage	CLAWF	Off-state: V <sub>CC</sub> = 24V, V <sub>IN</sub> = V <sub>OL</sub>	$_{\rm JT} = V_{\rm SENSE} = 0V,$				
Supply Current	Ιο	T <sub>A</sub> = +25°C			3.5 (1)	8	μA
,		On-state: V <sub>CC</sub> = 24V, V <sub>IN</sub> = 5V,	I <sub>OUT</sub> = 0A		5.5	6.5	mA
	_		T <sub>A</sub> = +25°C	0	0.5	1	
Off-State Output Current	I <sub>L_OFF</sub>	$V_{IN} = V_{OUT} = 0V$ , $V_{CC} = 24V$	T <sub>A</sub> = +125°C	0		2	μA
Output - VCC Diode Voltage	V <sub>F</sub>	I <sub>OUT</sub> = 1.5A, T <sub>A</sub> = +125°C	1.4			0.96	V
Logic Inputs		1001 1.07 (, 1,4 1.120 0				0.00	
Low Level Input Voltage	V <sub>IL</sub>					0.9	V
High Level Input Voltage	V <sub>IH</sub>			2.3		0.0	V
Input Hysteresis Voltage	V <sub>I_HYS</sub>			0.25			V
Low Level Input Current	I <sub>IL</sub>	V <sub>IN</sub> = 0.9V		0.5			μA
High Level Input Current	I <sub>IH</sub>	V <sub>IN</sub> = 2.3V		0.0		12	μΑ
Thigh Level input Gament		I <sub>IN</sub> = 1mA		5.5		6.5	V
Input Clamp Voltage	$V_{ICL}$	$I_{IN} = -1 \text{mA}$		0.0	-0.6	0.0	V
Low Level nFR_STBY Voltage	V <sub>nFR_STBY_L</sub>	11N 1111A			0.0	0.9	V
High Level nFR_STBY Voltage	V <sub>nFR_STBY_H</sub>			2.3		0.0	V
nFR_STBY Hysteresis Voltage	V <sub>nFR_STBY_HYS</sub>			0.25			V
Low Level nFR_STBY Current	I <sub>nFR_STBY_L</sub>	$V_{nFR STBY} = 0.9V$		0.5			μA
High Level nFR_STBY Current	I <sub>nFR_STBY_H</sub>	$V_{nFR STBY} = 2.3V$				12	μA
	-III IC_01B1_11	$I_{nFR STBY} = 15mA (t < 10ms)$		13.5		16	·
nFR_STBY Clamp Voltage	$V_{nFR\_STBY\_CL}$	I <sub>nFR_STBY</sub> = -1mA			-0.7		V
Standby Delay	t <sub>STBY</sub>	See Figure 2		17		55	ms
Overload Latch-Off Reset Time	t <sub>RESET</sub>	See Figure 3		2		24	μs
Open-Load Detection	THEOLI						<u>'</u>
Open-Load Off-State Voltage Detection	V <sub>OL</sub>	$V_{IN} = 0V$ , $V_{CC} = 5V$ to 36V, $V_{nFI}$	5\/	2		4	V
Threshold	VOL	VIN - 0V, VCC - 3V to 30V, VnFI	K_SIBY - 3V			7	V
Output Short-Circuit to V <sub>CC</sub> Detection Delay at Turn-Off	t <sub>DSTKON</sub>	See Figure 4, V <sub>nFR_STBY</sub> = 5V		200		1800	μs
Output Short-Circuit to V <sub>CC</sub> Detection Delay at nFR_STBY Activation	t <sub>DnFRSTK_ON</sub>	See Figure 5, INx = low				50	μs
Off-State Output Current at V <sub>OUT</sub> = 4V	I <sub>L_OFF2</sub>	V <sub>IN</sub> = 0V, V <sub>SENSE</sub> = 0V, V <sub>nFR_STB</sub> V <sub>OUT</sub> rising from 0V to 4V	<sub>Y</sub> = 5V,	-80		0	μΑ
Delay Response from Output Rising Edge to V <sub>SENSE</sub> Rising Edge in Open-Load	t <sub>D_VOL</sub>	$\begin{aligned} &V_{OUT}=4V,\ V_{IN}=0V,\ V_{SENSE}=90\%\ of\ V_{SENSEH},\\ &R_{SENSE}=3.9k\Omega,\ V_{nFR\_STBY}=5V \end{aligned}$				20	μs
Switching ( $V_{CC} = 24V$ , $T_A = +25^{\circ}C$ ) (see	Figure 6)	l			I	I	I
Turn-On Delay Time	t <sub>D ON</sub>	R <sub>L</sub> = 16Ω			12		μs
Turn-Off Delay Time	t <sub>D OFF</sub>	$R_{L} = 16\Omega$ $R_{L} = 16\Omega$			45		μs
Turn-On Voltage Slope	dV <sub>OUT</sub> /dt <sub>ON</sub>	$R_L = 16\Omega$ $R_L = 16\Omega$			0.7		V/µs
Turn-Off Voltage Slope	dV <sub>OUT</sub> /dt <sub>OFF</sub>	$R_L = 16\Omega$			0.65		V/µs
Switching Energy Losses during t <sub>WON</sub>	W <sub>ON</sub>	$R_L = 16\Omega$			0.16		mJ
Switching Energy Losses during twoff	W <sub>OFF</sub>	$R_L = 16\Omega$			0.17		mJ
Liong, Loodoo daining WOFF	••0	1.5			U. 17		

## **ELECTRICAL CHARACTERISTICS (continued)**

( $V_{CC}$  = 5V to 36V,  $T_A$  = -40°C to +125°C, typical values are at  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Protections and Diagnostics		,				
CL Pin Current	I <sub>CL</sub>	CL = 0V		10		μΑ
DLY Pin Current	I <sub>DLY</sub>	DLY = 0V		10		μA
DC Short-Circuit Current	I <sub>LIMH</sub>	V <sub>CC</sub> = 24V	13	22	32	Α
	I <sub>LIML_C1</sub>	V <sub>CC</sub> = 24V, T <sub>R</sub> < T <sub>A</sub> < T <sub>SD</sub> , DLY = open, CL = float		6.5		
Short-Circuit Current during Thermal	I <sub>LIML_C2</sub>	$V_{CC}$ = 24V, $T_R$ < $T_A$ < $T_{SD}$ , DLY = open, CL = 0.7V		6.5		
Cycling, ILIML_CX	I <sub>LIML_C3</sub>	$V_{CC}$ = 24V, $T_R$ < $T_A$ < $T_{SD}$ , DLY = open, CL = 0.3V		5		Α
	I <sub>LIML_C4</sub>	$V_{CC} = 24V$ , $T_R < T_A < T_{SD}$ , DLY = open, CL = 0V		2.5		
	I <sub>LIM_C1</sub>	V <sub>CC</sub> = 24V, DLY = open, CL = float		15		
Custom Short-Circuit Current,	I <sub>LIM_C2</sub>	V <sub>CC</sub> = 24V, DLY = open, CL = 0.7V		10		
Ішм_сх	I <sub>LIM_C3</sub>	V <sub>CC</sub> = 24V, DLY = open, CL = 0.3V		5		Α
	I <sub>LIM_C4</sub>	V <sub>CC</sub> = 24V, DLY = open, CL = 0V		2.5		
Thermal Shutdown Temperature	T <sub>SD</sub>			145		°C
Thermal Hysteresis	T <sub>HYS</sub>			10		°C
Reset Temperature (3)	T <sub>R</sub>			110		°C
Turn-Off Output Voltage Clamp	$V_{DEMAG}$	V <sub>IN</sub> = 0V, I <sub>OUT</sub> = 10mA	V <sub>CC</sub> - 49	V <sub>CC</sub> - 60	V <sub>CC</sub> - 71	V
Output Voltage Drop Limitation	V <sub>ON</sub>	I <sub>OUT</sub> = 50mA		4		mV
Current Sense				·	•	
I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>0</sub> <sup>(2)</sup>	I <sub>OUT</sub> = 0.1A, V <sub>SENSE</sub> = 0.5V, T <sub>A</sub> = -40°C to +125°C	1200	1645	2150	
Current Sense Ratio Drift	dK <sub>0</sub> /K <sub>0</sub>	I <sub>OUT</sub> = 0.1A, V <sub>SENSE</sub> = 0.5V, T <sub>A</sub> = +25°C	-5		5	%
I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>1</sub> <sup>(2)</sup>	I <sub>OUT</sub> = 0.4A, V <sub>SENSE</sub> = 1V, T <sub>A</sub> = -40°C to +125°C	1500	1655	1850	
Current Sense Ratio Drift	dK₁/K₁	I <sub>OUT</sub> = 0.4A, V <sub>SENSE</sub> = 1V, T <sub>A</sub> = +25°C	-5		5	%
I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>2</sub> <sup>(2)</sup>	I <sub>OUT</sub> = 0.8A, V <sub>SENSE</sub> = 2V, T <sub>A</sub> = -40°C to +125°C	1550	1655	1800	
Current Sense Ratio Drift	dK <sub>2</sub> /K <sub>2</sub>	I <sub>OUT</sub> = 0.8A, V <sub>SENSE</sub> = 2V, T <sub>A</sub> = +25°C	-5		5	%
I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>3</sub> <sup>(2)</sup>	$I_{OUT} = 1.5A$ , $V_{SENSE} = 2V$ , $T_A = -40$ °C to +125°C	1550	1655	1800	
Current Sense Ratio Drift	$dK_3/K_3$	I <sub>OUT</sub> = 1.5A, V <sub>SENSE</sub> = 2V, T <sub>A</sub> = +25°C	-5.5		5.5	%
I <sub>OUT</sub> /I <sub>SENSE</sub>	K <sub>4</sub> <sup>(2)</sup>	$I_{OUT} = 6A$ , $V_{SENSE} = 2V$ , $T_A = -40$ °C to +125°C	1550	1655	1800	
Current Sense Ratio Drift	$dK_4/K_4$	$I_{OUT} = 6A, V_{SENSE} = 2V, T_A = +25^{\circ}C$	-5.5		5.5	%
Analog Sense Leakage Current	-	I <sub>OUT</sub> = 0A, V <sub>SENSE</sub> = 0V, V <sub>IN</sub> = 0V			1	μΑ
Analog Sense Leakage Current	SENSE0	I <sub>OUT</sub> = 0A, V <sub>SENSE</sub> = 0V, V <sub>IN</sub> = 5V			18	μΑ
Max Analog Sense Output Voltage	$V_{SENSE}$	$V_{CC}$ = 24V, $I_{OUT}$ = 6A, $R_{SENSE}$ = 3.9k $\Omega$	8			V
Analog Sense Output Voltage in Fault Condition (4)	$V_{SENSEH}$	$V_{CC}$ = 24V, $R_{SENSE}$ = 3.9k $\Omega$	7.8	9	10.1	V
Analog Sense Output Current in Fault Condition (4)	I <sub>SENSEH</sub>	V <sub>CC</sub> = 24V, V <sub>SENSE</sub> = 5V	3.6	7.35	11	mA
Delay Response Time from Rising Edge of INx Pin	t <sub>DSENSE2H</sub>	$V_{SENSE}$ < 4V, 0.07A < $I_{OUT}$ < 6A, $I_{SENSE}$ = 90% of $I_{SENSE\ MAX}$ (see Figure 7)		140	200	μs
Delay Response Time from Falling Edge of INx Pin	t <sub>DSENSE2L</sub>	$V_{SENSE}$ < 4V, 0.07A < $I_{OUT}$ < 6A, $I_{SENSE}$ = 10% of $I_{SENSE}$ max (see Figure 7)		5	20	μs
Delay Response Time between Rising Edge of Output Current and Rising Edge of Current Sense	$\Delta t_{ extsf{DSENSE2H}}$	$V_{SENSE}$ < 4V, $I_{SENSE}$ = 90% of $I_{SENSE\_MAX}$ , $I_{OUT}$ = 90% of $I_{OUTMAX}$ , $I_{OUTMAX}$ = 1.5A (see Figure 8)			150	μs

#### NOTES:

- 1. PowerMOS leakage included.
- 2. Not include lifetime drift.
- 3. Reset temperature is about to release the fault and reset the  $I_{LIM}$  from  $I_{LIML\_CX}$  to  $I_{LIMH}$ .
- 4. Fault condition includes: open-load in off-state, over-temperature and power-limiting condition.



## **TIMING DIAGRAM**




Figure 2. Standby Delay




Figure 3. Overload Latch-Off Reset Time





Figure 4. Open-Load Off-State Delay Timing



NOTE: The INx are logic low.

Figure 5. Output Stuck to  $V_{\text{CC}}$  Detection Delay Time at nFR\_STBY Activation

## **TIMING DIAGRAM (continued)**




Figure 6. Switching Characteristics




Figure 7. Current Sense Delay Timing



Figure 8. Delay Response Time between Rising Edge of Output Current and Rising Edge of Current Sense





Figure 9. Output Voltage Drop Limitation

## **TIMING DIAGRAM (continued)**

The device behavior in overload condition is shown in Figure 10.

At point a, the input is set to high, output is on and CS senses the load current. At point b, the nFR\_STBY is set to high. At point c, when nFR\_STBY is high and over-current event happens, output is latched off, and CS is high to report the fault. At point d, nFR\_STBY is set low, and the over-current latch is reset after  $t_{\text{RESET}}$  time. During d to e term, nFR\_STBY is low and input is

high, the device keeps thermal cycling, and CS keeps high. At point e, nFR\_STBY is high, the latch-off reset function is disabled. During f to g term, when nFR\_STBY is high and over-current event happens, output is latched off. During g to h term, the CS pin is high, diagnostic function is transfered between enabled and disabled by INx pin. At point h, nFR\_STBY is low, latch-off reset function is enabled.



NOTE: Overload is thermal shutdown or power-limiting.

Figure 10. Device Behavior in Overload Condition

**Table 1. Truth Table** 

Conditions	nFR_STBY	INx	OUTx	CSx
Standby	L	L	L	0
Under-Voltage	Х	X	L	0
Normal	Х	L	L	0
Noma	Х	Н	Н	Nominal
Overload	Х	L	L	0
Overload	Х	Н	Н	$V_{SENSEH}$
	L	L	Н	0
Short-to-VCC	Н	L	Н	$V_{SENSEH}$
	Х	Н	Н	< Nominal
	Х	L	L	0
Over-Temperature/Short-to-Ground	L	Н	Cycling	$V_{SENSEH}$
	Н	Н	Latched	$V_{SENSEH}$
	L	L	Н	0
Open-Load Off-State (with Pull-Up)	Н	L	Н	$V_{SENSEH}$
	Х	Н	Н	0
Negative Output Voltage Clamp	Х	L	Negative	0

## **ELECTRICAL TRANSIENT REQUIREMENTS**

Table 2. Electrical Transient Requirements (Part 1)

ISO 7637-2: 2004(E)	Test Levels (1)		Number of Pulses or	Burst Cycle/Pulse		Delays and	
Test Pulse	III	IV	Test Times	Repetition Time		Impedance	
1	-450V	-600V	5000 pulses	0.5s	5s	1ms, 50Ω	
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω	
3a	-150V	-200V	1h	90ms	100ms	0.1μs, 50Ω	
3b	+150V	+200V	1h	90ms	100ms	0.1μs, 50Ω	
3b	+150V	+200V	1h	90ms	100ms	0.1μs, 50Ω	
4	-12V	-16V	1 pulse			100ms, 0.01Ω	
5b <sup>(2)</sup>	+123V	+174V	1 pulse			350ms, 1Ω	

Table 3. Electrical Transient Requirements (Part 2)

ISO 7637-2: 2004(E) Test Pulse	Test Level Results			
130 7637-2. 2004(E) Test Fulse	III	IV		
1	С	С		
2a	С	С		
3а	С	С		
3b <sup>(1)</sup>	E	E		
3b <sup>(2)</sup>	С	С		
4	С	С		
5b <sup>(3)</sup>	С	С		

#### NOTES:


- 1. There is no capacitor between VCC and GND.
- 2. Connect a 10nF capacitor from VCC to GND.
- 3. External load dump clamp, 58V (MAX), referred to ground.


**Table 4. Electrical Transient Requirements (Part 3)** 


Class	Contents
О	After the device is disturbed, all functions can be performed as designed.
<b>—</b>	After the device is disturbed, all functions can not be performed as designed. And it can not be recovered if the device is not replaced.


## TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A$  = +25°C, unless otherwise noted.


















## **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**


 $T_A$  = +25°C, unless otherwise noted.











## **FUNCTIONAL BLOCK DIAGRAM**




Figure 11. Block Diagram

#### **DETAILED DESCRIPTION**

#### **Adjustable Current Limit**

The device has two current limit functions. Internal over-current limit ( $I_{LIMH}$ ): the internal current limit is fixed at  $I_{LIMH}$  for protecting the device. External variable current limit: an external resistor connected to CL pin is used to set the current limit threshold. Variable over-current limit ( $I_{LIM\_CX}$ ) is used to protect the load. The over-current mask-time  $t_{DLY}$  is set by the capacitor connected between DLY and GND\_IC. Please refer to fixed over-current setting ( $I_{LIMH}$ ) to adjustable over-current limit ( $I_{LIM\_CX}$ ) shown in Figure 12.

 $C_{DLY}$  is charged by 10µA (TYP) when output current goes higher than  $I_{LIM\_CX}$ . Output current is limited to  $I_{LIM\_CX}$  when DLY voltage reaches about 1.4V (TYP).

#### **Over-Current Detection in Both Channels**

The device detects and protects over-current in both channels independently. Please refer to the timing diagram in Figure 13.

When the current of channel 1 goes higher than  $I_{LIM\_CX}$ , the capacitor connected to DLY pin  $(C_{DLY})$  is charged with 10 $\mu$ A (TYP). After the DLY voltage reaches about 1.4V (TYP), the current of channel 1 foldback to  $I_{LIM\_CX}$ , and the  $C_{DLY}$  is discharged to GND\_IC.

Then when the current of channel 2 current goes higher than  $I_{\text{LIM\_CX}}$ , the  $C_{\text{DLY}}$  is charged with 10µA (TYP). After the DLY voltage reaches about 1.4V (TYP), the current of channel 2 foldback to  $I_{\text{LIM\_CX}}$  and the  $C_{\text{DLY}}$  is discharged to GND\_IC.




Figure 12. Timing Chart for Over-Current Detected in One Side Channel




Figure 13. Timing Chart for Over-Current Detection in Both Outputs

## **DETAILED DESCRIPTION (continued)**

# Over-Current Detection by Other Channel while $C_{DLY}$ is Charging $(t_{DLY})$

When  $C_{DLY}$  is charged, if the output current of another channel is higher than  $I_{LIM\_CX}$ , then the adjustable over-current mask-time for the channel can reach  $I_{LIM\_CX}$ , and the time can reaches up to 2 ×  $t_{DLY}$  +  $t_{DISC}$  later. Please refer to the timing chart in Figure 14.

When the current of channel 1 goes higher than  $I_{LIM\_CX}$ , the  $C_{DLY}$  is charged with 10µA (TYP). After the DLY voltage reaches about 1.4V (TYP), the current of channel 1 returns to  $I_{LIM\_CX}$ , and the  $C_{DLY}$  is discharged.

When the current of channel 2 is still higher than  $I_{LIM\_CX}$  after  $t_{DISC}$  (0.2µs, TYP), the  $C_{DLY}$  is recharged again with 10µA (TYP). After the DLY voltage reaches about 1.4V (TYP), the current of channel 2 returns to  $I_{LIM\_CX}$  and the  $C_{DLY}$  is discharged.

#### **Adjustable Over-Current Limit Mask-Time**

The  $t_{\text{DLY}}$  adjustable over-current mask-time is set by the capacitor from DLY pin to GND\_IC.

$$t_{DLY} = 140000 \times C_{DLY}(s)$$
 (1)

 $C_{\text{DLY}}$  is the capacitor connected from DLY pin to GND\_IC. And  $t_{\text{DLY}}$  is the adjustable over-current mask-time.

## The CL Pin and the DLY Pin Setting

Besides connecting a capacitor to GND\_IC, the DLY pin can also be open or short-to-GND\_IC.

DLY = GND\_IC: when DLY pin is short-to-GND\_IC, the adjustable over-current limit foldback function is disabled.

DLY = Open: when DLY pin is open, the mask-time is  $10\mu s$  or less.

The CL pin has 10µA out-bias current. For CL pin is short-to-GND\_IC, the  $I_{LIMIT}$  is 2.5A. For  $0.2V \le V_{CL} < 0.45V$ , the  $I_{LIMIT}$  is 5A. For  $0.45V \le V_{CL} < 1V$ , the  $I_{LIMIT}$  is 10A. For CL pin is open, the  $I_{LIMIT}$  is 15A.




Figure 14. Timing Chart for Over-Current Detected by Other Channel during C<sub>DLY</sub> Charging (t<sub>DLY</sub>)

## **DETAILED DESCRIPTION (continued)**

## **Inductive Load Switch-Off Clamp**

When an inductive load is turned off, the stored magnetic energy of the inductor tends to keep the inductor current flowing. This induces a large voltage across drain-source because switch resistance is increasing during turn-off and results in a negative output voltage. If the negative voltage is too large, it can break down and damage the MOSFET. An internal clamp is activated across the switch to limit the voltage to  $V_{DS\_CLAMP}$  (60V) and circulate and damp the current until inductor stored energy is dissipated. The  $V_{DS\_CLAMP}$  results in a negative load voltage (see Figure 15 and Figure 16).

$$V_{DS\_CLAMP} = V_{CC} - V_{OUT}$$
 (2)

During demagnetization ( $t_{DEMAG}$ ), the high-side driver is kept on in active region (but not saturated) to dissipate the magnetic energy. In the clamping period, the total energy dissipated in the high-side driver ( $E_{HSD}$ ), includes the inductor energy ( $E_{L}$ ), and the energy coming from the power supply ( $E_{VCC}$ ), but a portion of the load energy is dissipated in its own series resistance,  $E_{R}$  (that is  $E_{LOAD} = E_{L} - E_{R}$ ), so:

$$E_{HSD} = E_{VCC} + E_L - E_R \tag{3}$$

 $E_{\mbox{\scriptsize HSD}}$  causes thermal stress on the switch and the whole device during turn-off. The maximum power that the device can dissipate depends on its thermal capacity, ambient temperature, and PCB heat sinking capability.  $E_{\mbox{\scriptsize HSD}}$  can be calculated from Equation 4:

$$\boldsymbol{E}_{\text{HSD}} = \int_{0}^{t_{\text{DEMAG}}} \boldsymbol{V}_{\text{DS\_CLAMP}} \times \boldsymbol{I}_{\text{OUT}}(t) dt$$

where,

$$t_{\text{DEMAG}} = \frac{L}{R} \times In \left( \frac{R \times I_{\text{OUT}} + \left| V_{\text{OUT}} \right|}{\left| V_{\text{OUT}} \right|} \right)$$

So

$$E_{HSD} = L \times \frac{V_{CC} + V_{OUT}}{R^2} \times \left[ R \times I_{OUT} - \left| V_{OUT} \right| In \left( \frac{R \times I_{OUT} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \right]$$
 (4)

When R is insignificant (R ≈ 0), E<sub>HSD</sub> simplifies as:

$$\mathsf{E}_{\mathsf{HSD}} = \frac{1}{2} \times \mathsf{L} \times \mathsf{I}_{\mathsf{OUT}}^2 \frac{\mathsf{V}_{\mathsf{CC}} + \left| \mathsf{V}_{\mathsf{OUT}} \right|}{\left| \mathsf{V}_{\mathsf{OUT}} \right|} \tag{5}$$




Figure 15. Drain-to-Source Clamping to VDS CLAMP




Figure 16. Inductive Load Switch-Off and Clamping

# High Accurate Proportional Load Current Sense

The device integrates high-precision current sensing, which provides the voltage across the external resistor (R<sub>SENSE</sub>) under normal conditions, and the N/N ratio is proportional to the load current (so-called K coefficient, specified in the reference datasheet):

$$V_{SENSE} = R_{SENSE} \times I_{SENSE} = R_{SENSE} \times (I_{OUT}/K)$$
 (6)

The CS pin allows monitoring the current flowing through the load and detecting fault conditions, such as open-load, overload, over-current and thermal shutdown. In case of thermal shutdown or power limit, the CS pin will output voltage source  $V_{\text{SENSEH}}$  (9V, TYP),  $I_{\text{SENSEH}}$  (7.35mA, TYP) and keep it in the thermal shutdown or latch-off mode.

Example of R<sub>SENSE</sub> resistance selection:

When device under the nominal load current,  $I_{NOM}$  = 1.5A,  $V_{SENSE}$  = 2V refer to typical value  $K_3$  = 1655 (specification):

$$R_{SENSE} = K \times (V_{SENSE}/I_{OUT}) = 1655 \times (2V/1.5A) = 2.2k\Omega$$

## APPLICATION INFORMATION

## **Reverse Battery Protection with External Ground Network**




Figure 17. Reverse Battery Protection with External Ground Network

#### D<sub>GND</sub> in the GND Line

Adding a GND network. The reverse current through the GND\_IC is blocked. The reverse current through the FET is limited by the load itself. A resistor in parallel with the diode is recommended as a GND network. The

recommended selection is  $4.7k\Omega$  resistor in parallel with the diode.

The reverse current protection diode will bring about 0.6V level shift on the input voltage threshold.




Figure 18. Open-Load Detection in Off-State

## **APPLICATION INFORMATION (continued)**




Figure 19. Open-Load/Short-to-VCC

Table 5. Current Sense Pin Levels in Off-State

Condition	Output	cs
Open-Load	$V_{OUT} > V_{OL}$	$V_{SENSEH}$
Ореп-Load	$V_{OUT} < V_{OL}$	0
Short-to-VCC	$V_{OUT} > V_{OL}$	$V_{SENSEH}$
Nominal	$V_{OUT} < V_{OL}$	0

## **Short-to-Battery**

In off-state, short-to-battery has the same detection mechanism and behavior as open-load detection.

#### Off-State Open-Load Pull-Up Resistor

There is always a leakage current  $I_{L\_OFF}$  present on the output due to internal logic control path or external humidity, corrosion, and so forth. In off-state, external pull-up resistor is needed for open-load detection.  $R_{PU}$  should be selected to make sure that  $V_{OUT} > V_{OL\_MAX}$ , please refer to the calculation below:

$$R_{PU} < \frac{V_{PU} - 4}{I_{L OFF MIN}@4V}$$
 (7)

#### **Application Note**

NOTE: If there is a level shift between the GND\_IC of the device and the GND of the system board when the GND network is used, for example, the device GND\_IC and the system GND are protected against reversing battery through a diode parallel resistor. At this time, to set the current limit level and current limit mask time function, it is necessary to ensure that the CL and DLY pins refer to the GND\_IC of device.

When abrupt short-to-ground event happens after the channel is turned on, a fast current limit will kick in right away to limit the inrush current peak to around 40A. Then in usually less than 40 $\mu$ s, the current will be downward regulated to the I<sub>LIMH</sub> level. With this fast current limit, more robust short-circuit performance is achieved.

The automotive application environment of high-side driver is very complex, it involves variety of loads (resistive, capacitive, inductive), and variety of fault

events (short-circuit, loss-of-power, loss-of-GND, battery reverse). It is recommended to add external measures to ensure stability and robustness of the system.

For inductive load controlled by PWM switch, it is recommended to add an external freewheeling circuitry loop as shown in Figure 20 below, to protect the high-side driver device from repeated power stress shock during repeated switching.




Figure 20. External Circuit Protection Inductive Load Turn-Off

A TVS device in series with a diode realize inductive load turn-off demagnetization with relatively fast decay time.

When the large inductive load is directly driven to turn off, and the high-side driver is not enough to withstand the demagnetization heat, it is recommended to add the external freewheeling diode circuit as shown in Figure 21. It provides re-circulating current path for the large inductive load when the high-side driver is cut-off. However, due to the low forward-voltage of the freewheeling diode, the decay time of the inductive load current is slow.




Figure 21. Freewheeling Circuitry Protects the Inductive Load Turn-Off Demagnetization

## **APPLICATION INFORMATION (continued)**

Selection and recommendation of freewheeling diode:

- The reverse voltage value of the diode is selected to be greater than the V<sub>CC</sub> supply voltage to avoid breakdown of the diode during normal use.
- To select the maximum forward rectified current of the diode, it is necessary to ensure that the current of the inductive load discharged through the freewheeling diode does not exceed the maximum forward rectified current, so as not to burn out the diode.
- For freewheeling diodes, fast recovery diodes or Schottky diodes are recommended.
- TVS diode reverse voltage withstand value is less than 60V - V<sub>CC</sub>, to avoid damage the chip internal clamping circuit.

In the event of a power loss failure, the output of the high-side driver will turn off the protection regardless of whether the INx pin is high or low. For resistive or capacitive loads, loss of power failure does not pose a great risk. However, for the inductive load of charging and storing energy, the inductive current cannot change to zero when the power is lost, and it needs to be driven to maintain the inductive current. To protect the system in this case, it is recommended to add two kinds of external protection circuits: GND network or external freewheeling diode, as shown in Figure 22 and Figure 23 below.




Figure 22. GND Network Protections for Loss of Power




Figure 23. Loss of Power Protection Added Freewheeling
Diode Protection

In some harsh conditions, such as ISO 7637-2: 2004(E) test pulse or the loss of power with inductive load, and a pulse appears on the negative GND pin, which can cause damage to the connected microcontroller. It is recommended to add the serial resistor protecting the microcontroller to the input pin of the high-side driver.

$$\frac{V_{\text{PEAK}}}{I_{\text{(µC)LATCHUP}}} \le R_{\text{PROT}} \le \frac{V_{\text{OH}} - (V_{\text{IH}} + V_{\text{GND}})}{I_{\text{IH}}} \tag{8}$$

Example:

$$\frac{600V}{20mA} \le R_{\text{PROT}} \le \frac{4.5V - (2.3V + 0.6V)}{12\mu A}$$

$$30k\Omega \le R_{PROT} \le 133.3k\Omega$$

As shown in Figure 24 below, the  $56k\Omega$  resistor is used for microcontroller.




Figure 24. External Protections of Controller I/O Pins

## **APPLICATION INFORMATION (continued)**

Due to complex wiring environment inside the automotive system, abrupt short may happen after long haul wiring. When that happens, high parasitic inductance of long-haul wiring generates high negative voltage spikes to the output of the high-side driver. To protect the high-side driver from damaging by the uncontrolled high negative voltage spikes, it is recommended to add two kinds of external protection circuits to provide safe re-circulating current path for the parasitic inductance of the wiring to de-energize.




Figure 25. Increase TVS Diode Breakdown Release
Output Negative Voltage




Figure 26. Freewheeling Diode Provides Output Negative Voltage Release Loop

As shown in Figure 27, the CSx Pin voltage is usually connected to the ADC input or I/O interface of the microcontroller through a protection resistor of  $56k\Omega$ . For the  $V_{\text{SENSEH}}$  level, the voltage of 9V (TYP) will be limited and protected by the internal ESD of the microcontroller pin, or you can refer to Figure 27 to add Zener diode to protect the pin for voltage stabilization. The Zener diode is selected according to the actual MCU pin withstand voltage. Capacitor (Cext) is used to improve the accuracy of  $V_{\text{SENSE}}$  measurement. Together with the  $56k\Omega$  series resistor, a low-pass filter (cutoff frequency of about 2.8 kHz) is formed to detect the potential HF noise on the CS line. The capacitor should be connected close to the pin of the microcontroller.




Figure 27. CS Output for Current Sense and Fault State


#### **REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

AUGUST 2025 – REV.A to REV.A.1	Page
Added Application Notes	1
Changes from Original (FEBRUARY 2025) to REV.A	Page
Changed from product preview to production data	All


## **PACKAGE OUTLINE DIMENSIONS**


## TSSOP-16A (Exposed Pad)





RECOMMENDED LAND PATTERN (Unit: mm)






C: mah al	Dimensions In Millimeters				
Symbol	MIN	NOM	MAX		
А	-	-	1.200		
A1	0.000	-	0.150		
A2	0.800	-	1.050		
b	0.190	-	0.300		
С	0.090	-	0.200		
D	4.860	-	5.100		
D1	2.960	-	3.360		
E	4.300	-	4.500		
E1	6.200		6.600		
E2	2.660	-	3.060		
е		0.650 BSC			
L	0.450	-	0.750		
Н		0.250 TYP			
θ	0°	-	8°		
ccc	0.100				

#### NOTES:

- This drawing is subject to change without notice.
   The dimensions do not include mold flashes, protrusions or gate burrs.
   Reference JEDEC MO-153.

## TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**




NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-16A (Exposed Pad)	13"	12.4	6.80	5.40	1.50	4.0	8.0	2.0	12.0	Q1

## **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13"	386	280	370	5	