

GENERAL DESCRIPTION

The SGM3837A is designed for powering AMOLED (Active Matrix Organic LED) displays which require V_{ELVDD} , V_{ELVSS} and V_{AVDD} . The device integrates two Boost converters, VO1 for V_{ELVDD} and VO3 for V_{AVDD} , and one inverting Buck-Boost converter VO2 for V_{ELVSS} . Output voltages of all the three converters can be programmed in digital steps through the digital interface control pins (ASWIRE & ESWIRE).

The SGM3837A is available in a Green WLCSP-2×2-25B-A package.

FEATURES

- 2.5V to 5.0V Input Supply Voltage Range
- Synchronous Boost Converter (ELVDD)
 - ◆ 4.6V to 5.0V Output Voltage with 100mV Steps
 - ◆ 4.6V Default Output Voltage
 - ◆ 0.7% Accuracy at 4.6V
- Synchronous Inverting Buck-Boost Converter (ELVSS)
 - ◆ -6.6V to -0.5V Output Voltage with 100mV Step
 - ◆ -1.4V Default Output Voltage
 - ◆ $\pm 40\text{mV}$ Variation at -1.4V
 - ◆ $\pm 30\text{mV}$ Variation at -3V

- ELVDD-ELVSS Combined Output Current Capability ($V_{VO1} = 4.6\text{V}$)
 - ◆ 800mA @ $V_{IN} = 2.5\text{V}$, $V_{VO2} = -1.4\text{V}$
 - ◆ 800mA @ $V_{IN} = 2.6\text{V}$, $V_{VO2} = -3\text{V}$
 - ◆ 800mA @ $V_{IN} = 2.7\text{V}$, $V_{VO2} = -4\text{V}$
 - ◆ 900mA @ $V_{IN} = 2.9\text{V}$, $V_{VO2} = -4\text{V}$
- Synchronous Boost Converter (AVDD)
 - ◆ 7.1V to 7.8V Output Voltage (SET = Low)
 - ◆ 6.9V to 7.9V Output Voltage (SET = High)
 - ◆ 7.6V Default Output Voltage
 - ◆ 150mA Output Current Capability
- Selectable ASWIRE Setting via SET Pin
- V_{IN} and V_{OUT} Bi-Directional Isolation
- Short Circuit Protection (SCP)
- Overload Protection
- Thermal Shutdown
- V_{ELVSS} Start-Up Delay: 5.7ms
- Short Circuit and OLP Detection Time: 0.71ms
- Available in a Green WLCSP-2×2-25B-A Package

APPLICATIONS

Smartphone & Tablet
Active Matrix OLED Display

TYPICAL APPLICATION





Figure 1. Typical Application Circuit

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM3837A	WLCSP-2×2-25B-A	-40°C to +85°C	SGM3837AYG/TR	1RW XXXXX XX#XX	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code. XX#XX = Coordinate Information and Wafer ID Number.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Voltage Range (with Respect to Ground Pin)

AVIN, PVIN, VO1, ASWIRE, SET, ESWIRE.....	-0.3V to 6V
SW1	-0.3V to 6V
SW1 (Transient: 10ns)	-1V to 8V
VO2	-7.5V to 0.3V
SW3, VO3	-0.3V to 9V
SW3 (Transient: 10ns)	-1V to 11V
SW2	-7.5V to 6V
SW2 (Transient: 10ns)	-9V to 8V
PGND1, PGND2 to AGND	-0.3V to 0.3V

Package Thermal Resistance

WLCSP-2×2-25B-A, θ_{JA}	64.8°C/W
WLCSP-2×2-25B-A, θ_{JB}	16.6°C/W
WLCSP-2×2-25B-A, θ_{JC}	19.6°C/W

Junction Temperature

Storage Temperature Range

Lead Temperature (Soldering, 10s)

ESD Susceptibility ^{(1) (2)}

HBM

CDM

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Operating Ambient Temperature Range

Operating Junction Temperature Range

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	DESCRIPTION
A1	VO3	O	VO3 Boost Converter Output.
B1, C1, C2	PGND1	G	VO1 Boost Converter Power Ground.
D1, E1	SW1	I/O	VO1 Boost Converter Switching Node.
A2	SW3	I/O	VO3 Boost Converter Switching Node.
B2	PGND2	G	VO2 Inverting Buck-Boost Converter and VO3 Boost Converter Power Ground.
D2, E2, E3	VO1	O	VO1 Boost Converter Output.
A3	AGND	G	Analog Ground Pin.
B3	SET	I	VO3 Output Voltage Table Setting Pin.
C3	ASWIRE	I	VO3 Boost Converter Enable Control and Programming Pin.
D3	ESWIRE	I	VO1 Boost Converter and VO2 Inverting Buck-Boost Converter Enable Control and Programming Pin.
A4	AVIN	I	Analog Input Supply Pin.
B4, A5, B5	PVIN	I	Power Input Supply Pin.
C4, C5, D5	SW2	I/O	VO2 Inverting Buck-Boost Converter Switching Node.
D4, E4, E5	VO2	O	VO2 Inverting Buck-Boost Converter Output.

NOTE: I = input, O = output, I/O = input/output, G = ground.

ELECTRICAL CHARACTERISTICS

(At $T_A = T_J = +25^\circ\text{C}$, $V_{AVIN} = V_{PVIN} = V_{IN} = 3.7\text{V}$, $V_{ESWIRE} = V_{ASWIRE} = V_{AVIN}$, $V_{VO1} = 4.6\text{V}$, $V_{VO2} = -1.4\text{V}$, $V_{VO3} = 7.6\text{V}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current and Thermal Protection						
AVIN, PVIN Input Voltage Range	V _{S_VIN}		2.5		5	V
AVIN Start Threshold Voltage	V _{START}	V _{AVIN} rising	2.25	2.33	2.45	V
AVIN Stop Threshold Voltage	V _{STOP}	V _{AVIN} falling	2	2.09	2.2	V
AVIN, PVIN Supply Current when Disabled	I _{SD_VIN}	V _{IN} = 4.5V, V _{ASWIRE} = 0V, V _{ESWIRE} = 0V (sum of I _{AVIN} and I _{PVIN})		0.6	1.5	μA
AVIN, PVIN Supply Current	I _Q	No switching		0.7	1.5	mA
		No load, V _{ASWIRE} = V _{ESWIRE} = high		2.7		
Thermal Shutdown Temperature	T _{SD}	Temperature rising		145		°C
		Temperature falling		135		°C
Boost Converter (V _{VO1} = V _{ELVDD})						
Positive Output 1 Voltage	V _{VO1}		4.6	4.6	5.0	V
Positive Output 1 Voltage Variation		V _{VO1} = 4.6V, no load	-0.4		0.4	%
		V _{VO1} = 4.6V, no load, T _J = -40°C to +85°C	-0.7		0.7	
SW1 Switching Frequency	f _{SW1}	I _{VO1} = 100mA	1.30	1.45	1.60	MHz
SW1 Current Limit	I _{SW1_LIM}	Inductor valley current		1.85		A
Maximum Output Current	I _{VO1_MAX}	V _{IN} = 2.5V to 5.0V	800			mA
SW1 Low-side TR On-Resistance	R _{DSON_SW1L}	I _{SW1} = 0.2A		84		mΩ
SW1 High-side TR On-Resistance	R _{DSON_SW1H}	I _{SW1} = 0.2A		108		mΩ
VO1 Short Circuit Protection	V _{O1_SCP}	V _{VO1} falling		0.85 × V _{VO1}		V
Discharging Resistance	R _{DCHG_VO1}			28		Ω
VO1 Leakage, No Discharge	I _{LEAK_VO1}	V _{ESWIRE} = V _{ASWIRE} = GND		0.6	1.5	μA
Line Regulation	VO1 _{LINEREG}	I _{VO1} = 100mA, V _{IN} = 2.9V to 5.0V		0.52		mV
Load Regulation	VO1 _{LOADREG}	I _{VO1} = 1mA to 750mA		3.2		mV
Output Voltage Ripple	VO1 _{RIPPLE}	I _{VO1_VO2} = 0mA to 150mA		5.13		mV _{PP}
Buck-Boost Converter (V _{VO2} = V _{ELVSS})						
Negative Output Voltage	V _{VO2}		-6.6	-1.4	-0.5	V
Negative Output Voltage Variation		V _{VO2} = -1.4V, no load	-30		30	mV
		V _{VO2} = -1.4V, no load, T _J = -40°C to +85°C	-40		40	
		V _{VO2} = -3V, no load	-20		20	
		V _{VO2} = -3V, no load, T _J = -40°C to +85°C	-30		30	
SW2 Switching Frequency	f _{SW2}	I _{VO2} = 100mA	1.20	1.35	1.50	MHz
SW2 Current Limit	I _{SW2_LIM}	Inductor peak current		4.20		A
Maximum Output Current	I _{VO2_MAX}	V _{IN} = 2.5V to 5.0V, V _{VO2} = -1.4V	800			mA
		V _{IN} = 2.9V to 5.0V, V _{VO2} = -4V	900			mA
		V _{IN} = 2.9V to 5.0V, V _{VO2} = -6.6V	600			mA
SW2 Low-side TR On-Resistance	R _{DSON_SW2L}	I _{SW2} = 0.2A		50		mΩ
SW2 High-side TR On-Resistance	R _{DSON_SW2H}	I _{SW2} = 0.2A		94		mΩ
VO2 Short Circuit Protection	V _{VO2_SCP}	V _{VO2} rising		0.81 × V _{VO2}		V
Discharging Resistance	R _{DCHG_VO2}			33		Ω
VO2 Leakage, No Discharge	I _{LEAK_VO2}	V _{ESWIRE} = V _{ASWIRE} = GND		0.2	1.0	μA

ELECTRICAL CHARACTERISTICS (continued)

(At $T_A = T_J = +25^\circ\text{C}$, $V_{AVIN} = V_{PVIN} = V_{IN} = 3.7\text{V}$, $V_{ESWIRE} = V_{ASWIRE} = V_{AVIN}$, $V_{VO1} = 4.6\text{V}$, $V_{VO2} = -1.4\text{V}$, $V_{VO3} = 7.6\text{V}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Line Regulation	$VO2_{LINEREG}$	$I_{VO2} = 100\text{mA}$, $V_{IN} = 2.9\text{V}$ to 5.0V		0.56		mV
Load Regulation	$VO2_{LOADREG}$	$I_{VO2} = 1\text{mA}$ to 750mA		2		mV
Output Voltage Ripple	$VO2_{RIPPLE}$	$I_{VO1_VO2} = 0\text{mA}$ to 150mA		7.50		mV _{PP}
Boost Converter ($V_{VO3} = V_{AVDD}$)						
Positive Output 2 Voltage	V_{VO3}	SET = low (GND)	7.1	7.6	7.8	V
		SET = high (VIN)	6.9	7.6	7.9	V
Positive Output 2 Voltage Variation		$V_{VO3} = 7.6\text{V}$, no load	-0.6		0.6	%
		$V_{VO3} = 7.6\text{V}$, no load, $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.9		0.9	
SW3 Switching Frequency	f_{SW3}	$I_{VO3} = 30\text{mA}$	1.30	1.45	1.60	MHz
SW3 Current Limit	I_{SW3_LIM}	Inductor peak current		1.20		A
Maximum Output Current	I_{VO3_MAX}	$V_{IN} = 2.5\text{V}$ to 5.0V	150			mA
SW3 Low-side TR On-Resistance	$R_{DS(on)_SW3L}$	$I_{SW3} = 0.1\text{A}$		0.23		Ω
SW3 High-side TR On-Resistance	$R_{DS(on)_SW3H}$	$I_{SW3} = 0.1\text{A}$		0.51		Ω
VO3 Short Circuit Protection	V_{VO3_SCP}	V_{VO3} falling, 1ms delay latch		$0.85 \times V_{VO3}$		V
Discharging Resistance	R_{DCHG_VO3}			33		Ω
VO3 Leakage, No Discharge	I_{LEAK_VO3}	$V_{VO3_EN} = \text{GND}$		2.2	4	μA
Line Regulation	$VO3_{LINEREG}$	$I_{VO3} = 50\text{mA}$, $V_{IN} = 2.9\text{V}$ to 5.0V		0.63		mV
Load Regulation	$VO3_{LOADREG}$	$I_{VO3} = 1\text{mA}$ to 150mA		0.33		mV
Output Voltage Ripple	$VO3_{RIPPLE}$	$I_{VO3} = 0\text{mA}$ to 100mA		14.10		mV _{PP}
ESWIRE						
ESWIRE Input High Threshold Voltage	$V_{ESWIREH}$	$V_{IN} = 2.5\text{V}$ to 5.0V , $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$	0.93			V
ESWIRE Input Low Threshold Voltage	$V_{ESWIREL}$	$V_{IN} = 2.5\text{V}$ to 5.0V , $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$			0.4	V
Pull-Down Resistor	R_{DOWNES}			680		k Ω
ASWIRE						
ASWIRE Input High Threshold Voltage	$V_{ASWIREH}$	$V_{IN} = 2.5\text{V}$ to 5.0V , $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$	0.93			V
ASWIRE Input Low Threshold Voltage	$V_{ASWIREL}$	$V_{IN} = 2.5\text{V}$ to 5.0V , $T_J = -40^\circ\text{C}$ to $+85^\circ\text{C}$			0.4	V
Pull-Down Resistor	R_{DOWNES}			680		k Ω

TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Short Circuit Timer					
VO1 Short Circuit Detection Time in Start-Up	t _{VO1(SCP)}	1.92	2.11	2.37	ms
VO1 Short Circuit Detection Time in Operation		0.64	0.71	0.79	
VO2 Short Circuit Detection Time in Start-Up	t _{VO2(SCP)}	5.76	6.35	7.09	
VO2 Short Circuit Detection Time in Operation		0.64	0.71	0.79	
VO3 Short Circuit Detection Time in Start-Up ⁽¹⁾	t _{VO3(SCP)}	2.14	2.60	3.29	
VO3 Short Circuit Detection Time in Operation		0.64	0.71	0.79	
ESWIRE Interface					
Initialization Time	t _{INIT_E}		350	400	μs
Shutdown Time Period	t _{OFF_E}	35	45	55	
Pulse High Level Time Period	t _{H_E}	2	10	20	
Pulse Low Level Time Period	t _{L_E}	2	10	20	
Data Storage/Accept Time Period	t _{STORE_E}	35	45	55	
ASWIRE Interface					
Initialization Time	t _{INIT_A}		350	400	μs
Shutdown Time Period	t _{OFF_A}	35	45	55	
Pulse High Level Time Period	t _{H_A}	2	10	20	
Pulse Low Level Time Period	t _{L_A}	2	10	20	
Data Storage/Accept Time Period	t _{STORE_A}	35	45	55	
Power Sequence					
VO1 Start-Up Time ⁽¹⁾	t _{SS1}	2.55	3.00	3.48	ms
VO2 Start-Up Time	t _{SS2}	0.63	0.70	0.78	
VO2 Start-Up Time Delay	t _{DELAY}	5.14	5.70	6.34	
VO3 Start-Up Time ⁽¹⁾	t _{SS3}	1.02	1.40	1.95	
VOx Discharge Time after ASWIRE or ESWIRE Goes Low	t _{DISCHG}		3.00		

NOTE:

1. Guaranteed by design.





Figure 2. Timing Diagram


TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.7V$, unless otherwise noted.


VO1 and VO2 Combined Efficiency vs. Output Current




VO3 Efficiency vs. Output Current




VO1 Line Regulation




VO1 Load Regulation



VO2 Line Regulation




VO2 Load Regulation




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 3.7V$, unless otherwise noted.


VO3 Line Regulation




VO3 Load Regulation




VO1 and VO2 Combined Maximum Output Current vs. Input Voltage




VO3 Maximum Output Current vs. Input Voltage



Start-Up Sequence









Shutdown Sequence Discharge = ON









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, $V_{VO1} = 4.6V$, $V_{VO2} = -1.4V$, $V_{VO3} = 7.6V$, unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, $V_{VO1} = 4.6V$, $V_{VO2} = -1.4V$, $V_{VO3} = 7.6V$, unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, $V_{VO1} = 4.6V$, $V_{VO2} = -1.4V$, $V_{VO3} = 7.6V$, unless otherwise noted.






TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, $V_{VO1} = 4.6V$, $V_{VO2} = -1.4V$, $V_{VO3} = 7.6V$, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.7V$, $V_{VO1} = 4.6V$, $V_{VO2} = -1.4V$, $V_{VO3} = 7.6V$, unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 3. Functional Block Diagram

RECOMMENDED COMPONENT SELECTION

Table 1. Recommended Component Selection

Converter	Component	Value	Number	Electrical Spec	Part Number	Manufacturer
ELVDD	C _{IN1}	22μF	1	X5R, 10V, 0603	GRM188R61A226ME15D	Murata
	C _{VO1}	22μF	2	X5R, 10V, 0603	GRM188R61A226ME15D	Murata
	L _{VO1}	4.7μH	1	1.9A, 100mΩ, 252010	HTEH25201T-4R7MSR	Cyntec
				2.2A, 130mΩ, 252010	CIGW252010EH4R7	Samsung
ELVSS	C _{PVIN}	22μF	1	X5R, 10V, 0603	GRM188R61A226ME15D	Murata
	C _{VO2}	22μF	2	X5R, 10V, 0603	GRM188R61A226ME15D	Murata
	L _{VO2}	2.2μH	1	4A, 70mΩ, 322512	HMLQ32251B-2R2MS	Cyntec
AVDD	C _{IN3}	22μF	1	X5R, 10V, 0603	GRM188R61A226ME15D	Murata
	C _{VO3}	10μF	2	X5R, 16V, 0603	GRM188R61C106KAAL	Murata
	L _{VO3}	10μH	1	1.3A, 390mΩ, 252012	SDEM25201B-100MS	Cyntec

NOTE: The minimum value of the required capacitor for 800mA load at V_{VO1} = 4.6V is 9.6μF and at V_{VO2} = -1.4V is 28μF, and for 150mA load at V_{VO3} = 7.6V is 2.6μF.

DETAILED DESCRIPTION

Under-Voltage Lockout (UVLO)

The built-in under-voltage lockout function (UVLO) monitors the input voltage and disables the device when the input voltage is too low to operate.

Thermal Shutdown (TSD)

The device has a function of thermal shutdown, which prevents the device from damage due to overheating and excessive power dissipation. The device is latched and shuts down the outputs once the junction temperature exceeds +145°C (TYP). It resumes operation after toggling ESWIRE and ASWIRE simultaneously.

Start-Up Sequence

Pulling ASWIRE high enables the VO3 Boost converter. Pulling ESWIRE high enables the VO1 Boost converter and VO2 Buck-Boost converter. The VO2 always starts 5.7ms later than VO1 with a -1.4V default value. All converters start with soft-start function to limit the inrush current. Figure 4 shows the start-up sequence of SGM3837A.

Boost Converter VO1 (ELVDD)

The Boost converter VO1 operates with peak-current-mode topology and fixed 1.45MHz (TYP) frequency. The VO1 output voltage can be programmed between 4.6V and 5.0V (default 4.6V) with 100mV steps through ESWIRE pin (see Table 2).

The output of VO1 is fully isolated in shutdown mode.

Inverting Buck-Boost Converter VO2 (ELVSS)

The inverting Buck-Boost converter VO2 operates with a peak-current-mode topology and fixed 1.35MHz (TYP) frequency. The VO2 output voltage can be programmed between -6.6V and -0.5V (default -1.4V) with 100mV steps through ESWIRE pin (see Table 2).

The output of VO2 is fully isolated in shutdown mode.

Boost Converter VO3 (AVDD)

The Boost converter VO3 operates with a peak-current-mode topology and fixed 1.45MHz (TYP) frequency. The VO3 output voltage can be programmed through ASWIRE pin, and the output voltage table can be changed by SET pin. When SET = low, the VO3 voltage is available between 7.1V and 7.8V (default 7.6V) with 100mV steps. While SET = high, the VO3 voltage is available between 6.9V and 7.9V (default 7.6V) with 50mV steps (see Table 3).

The output of VO3 is fully isolated in shutdown mode.

Output Current Capacity

The device operates with an input voltage range of 2.5V to 5.0V. However, due to different input voltage and different output voltage, the output current capacity is quite different. A lower input voltage or a higher output voltage leads to a lower output current capacity.

Input Power Supply

The input power supply voltage is recommended between 2.5V and 5.0V. To achieve full performance, a stable and noise-free input source is needed. Once the distance between input source and SGM3837A is a bit long, additional capacitors are suggested to place as close to the device as possible. Please refer to the typical application circuit for the suggested input capacitance.

SGMICRO has patented circuits to solve the spike problem of V_{ELVDD} due to mode switching when the input voltage rises close to or higher than the programmed V_{ELVDD} .




Figure 4. Start-Up Sequence

DETAILED DESCRIPTION (continued)**Table 2. Programming Table for VO1 and VO2 (ESWIRE)**

ESWIRE Pulse	VO2 (ELVSS)	ESWIRE Pulse	VO2 (ELVSS)	ESWIRE Pulse	VO2 (ELVSS)	ESWIRE Pulse	VO1 (ELVDD)
0/no pulse	-1.4V	21	-4.6V	42	-2.5V	0/no pulse	4.6V
1	-6.6V	22	-4.5V	43	-2.4V	76	5.0
2	-6.5V	23	-4.4V	44	-2.3V	77	4.9
3	-6.4V	24	-4.3V	45	-2.2V	78	4.8
4	-6.3V	25	-4.2V	46	-2.1V	79	4.7
5	-6.2V	26	-4.1V	47	-2.0V		
6	-6.1V	27	-4.0V	48	-1.9V		
7	-6.0V	28	-3.9V	49	-1.8V		
8	-5.9V	29	-3.8V	50	-1.7V		
9	-5.8V	30	-3.7V	51	-1.6V		
10	-5.7V	31	-3.6V	52	-1.5V		
11	-5.6V	32	-3.5V	53	-1.4V		
12	-5.5V	33	-3.4V	54	-1.3V		
13	-5.4V	34	-3.3V	55	-1.2V		
14	-5.3V	35	-3.2V	56	-1.1V		
15	-5.2V	36	-3.1V	57	-1.0V		
16	-5.1V	37	-3.0V	58	-0.9V		
17	-5.0V	38	-2.9V	59	-0.8V		
18	-4.9V	39	-2.8V	60	-0.7V		
19	-4.8V	40	-2.7V	61	-0.6V		
20	-4.7V	41	-2.6V	62	-0.5V		

DETAILED DESCRIPTION (continued)

Table 3. Programming Table for VO3 and Other Functions (ASWIRE)

SET = High				SET = Low			
ASWIRE Pulse	AVDD	ASWIRE Pulse	SSD Function	ASWIRE Pulse	AVDD	ASWIRE Pulse	SSD Function
0/no pulse	7.60V	0/no pulse	SSD Off	0/no pulse	7.60V	0/no pulse	SSD Off
1	7.90V	22	SSD Off	1	7.80V	9	SSD Off
2	7.85V	23	SSD On	2	7.70V	10	SSD On
3	7.80V	24	-	3	7.60V	-	-
4	7.75V	ASWIRE Pulse	Fast Discharge	4	7.50V	ASWIRE Pulse	Fast Discharge
5	7.70V	0/no pulse	FD Off	5	7.40V	0/no pulse	FD Off
6	7.65V	25	FD On	6	7.30V	11	FD On
7	7.60V	26	FD Off	7	7.20V	12	FD Off
8	7.55V	ASWIRE Pulse	ELVSS SS Step	8	7.10V	ASWIRE Pulse	ELVSS SS Step
9	7.50V	0/no pulse	50μs/step			0/no pulse	50μs/step
10	7.45V	27	150μs/step			13	150μs/step
11	7.40V	28	300μs/step			14	300μs/step
12	7.35V	ASWIRE Pulse	ELVSS Min Frequency			ASWIRE Pulse	ELVSS Min Frequency
13	7.30V	0/no pulse	No Limit			0/no pulse	No Limit
14	7.25V	29	No Limit			15	No Limit
15	7.20V	30	2kHz			16	2kHz
16	7.15V	31	5kHz			17	5kHz
17	7.10V	ASWIRE Pulse	ELVSS Frequency			ASWIRE Pulse	ELVSS Frequency
18	7.05V	0/no pulse	1.35MHz			0/no pulse	1.35MHz
19	7.00V	32	1.1MHz			18	1.1MHz
20	6.95V	33	0.9MHz			19	0.9MHz
21	6.90V						

DETAILED DESCRIPTION (continued)**ASWIRE Interface (ASWIRE Pin)**

The SGM3837A provides an ASWIRE pin to enable/disable the VO3, and to program the VO3 output voltage. Figure 5 shows the timing.

After toggling ASWIRE high, the VO3 Boost converter starts with a 7.6V default voltage. The output voltage of VO3 can also be programmed through the ASWIRE interface. The programming table is illustrated in Table 3.

Fast Discharge (FD)

The SGM3837A supports fast discharge which is controlled by ASWIRE and SET pins. When power off and the FD is on state, all outputs of the device are discharged to GND. While the FD is off state, all outputs remain Hi-Z status. Table 3 shows the demands of the FD function.

ESWIRE Interface (ESWIRE Pin)

The positive output voltage V_{ELVDD} and the negative output voltage V_{ELVSS} can be programmed through the ESWIRE digital interface with 100mV steps.

Figure 6 shows an example for SGM3837A programming V_{ELVSS} to -4.0V. The ESWIRE pin can be used as an enable pin if programming is not required. The device starts with the default values if enabled. The ESWIRE interface counts the rising edges to set the corresponding values. The device utilizes a volatile memory to store the settings. See Table 2 for more details.




Figure 5. Timing of a Command Processing with the ASWIRE Interface




Figure 6. Timing of a Command Processing with the ESWIRE Interface

DETAILED DESCRIPTION (continued)**Soft-Start, Discharge and Start-Up Sequence**

The built-in soft-start function is adopted to limit the inrush current. The output discharge function can be controlled by both SET pin and ASWIRE interface.

Toggling ESWIRE high or with relevant pulses enables the VO1 Boost converter. VO1 starts with a 0.35A soft-start current limit until it rises to the programmed voltage. Then the full current limit is active (1.85A, TYP).

6ms after toggling ESWIRE high, the VO2 converter starts with a -1.4V default voltage. Before VO2 rises to the default voltage it rises linearly for 0.7ms. Then the full current limit is active (4.2A, TYP).

Toggling ASWIRE high starts the VO3 Boost converter. Before VO3 rises to the default value (7.6V), it rises linearly for 1.4ms. Then the full current limit is active (1.2A, TYP).

Overload and Short Circuit Protection (SCP)

The built-in short circuit protection (SCP) prevents the device from damage. If any of the three outputs (VO1, VO2 and VO3) is shorted to the ground or VO1 and VO2 are shorted together, the SGM3837A will trigger the function.

When a short or an overload occurs, all the three converters stop switching, the outputs are shut down and latched.

Only resetting the power supply or pulling ASWIRE and ESWIRE low at the same time for more than t_{OFF_A} and t_{OFF_E} respectively can restart the device.

An SCP or overload occurs if any of the following events happens:

- V_{ELVDD} is not in regulation 2.11ms after V_{ELVDD} is enabled (ESWIRE = high for longer than 2.11ms) then all converters shut down.

- V_{ELVSS} is not in regulation 6.35ms after V_{ELVSS} is enabled (ESWIRE = high for longer than 6.35ms) then ELVDD and ELVSS converters shut down.

- V_{AVDD} protection is enabled when the soft-start is completed.

- V_{ELVDD} falls below 85% of the programmed output voltage longer than 0.71ms then all converters shut down.

- V_{ELVSS} rises above 81% of the programmed output voltage longer than 0.71ms then all converters shut down.

- V_{AVDD} falls below 85% of the programmed output voltage longer than 0.71ms then all converters shut down.

Device Reset

- Power resetting resets the device to default settings.

- Short circuit and overload protection reset all settings.

- Pulling ASWIRE high to enable the V_{AVDD} converter resets the output discharge.

- Pulling ASWIRE low for t_{OFF_A} then V_{AVDD} is reset to default value of 7.6V.

- Pulling ESWIRE low for t_{OFF_E} then V_{ELVDD} and V_{ELVSS} are reset to default values of 4.6V and -1.4V respectively.

- Pulling ASWIRE and ESWIRE low at the same time for t_{OFF_A} and t_{OFF_E} respectively then all other settings and protections are reset.

DETAILED DESCRIPTION (continued)**Layout Guideline**

AMOLED displays are sensitive to quality of power supplies. A good PCB layout is quite important to reduce the ripple and to enhance the line and load transients, as well as to achieve better noise, better EMI and loop stability. The recommended layout is illustrated in Figure 7.

It is recommended to follow the below PCB layout guidelines:

1. A common ground plane between analog ground (AGND) and power ground (PGNDx) to minimize ground shifts is recommended.
2. Traces of switching nodes (SW1, SW2 and SW3) should be short and wide.
3. Place input capacitors on PVIN and output capacitors on VO2 as close as possible to the device.
4. Place the output capacitors on VO1 and VO3 as close as possible to the device.
5. Use short and wide traces to connect the input capacitors on PVIN and the output capacitors.
6. It is recommended to use parallel capacitors to get lower ESR.




Figure 7. PCB Layout Reference

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

FEBRUARY 2026 – REV.A to REV.A.1

Page

Changed Detailed Description section 19

Changes from Original to REV.A (FEBRUARY 2025)


Page

Changed from product preview to production data All


PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS


WLCSP-2×2-25B-A




TOP VIEW



RECOMMENDED LAND PATTERN (Unit: mm)



SIDE VIEW



BOTTOM VIEW


Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	-	-	0.665
A1	0.180	-	0.220
D	1.970	-	2.030
E	1.970	-	2.030
d	0.230	-	0.290
e	0.400 BSC		
ccc	0.050		

NOTE: This drawing is subject to change without notice.


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
WLCSP-2x2-25B-A	7"	9.5	2.24	2.24	0.75	4.0	4.0	2.0	8.0	Q1

DD0001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

DD0002