



# 74HC595

## 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register with 3-State Controlled Outputs

### GENERAL DESCRIPTION


The 74HC595 is an 8-bit serial-in/serial-out or parallel-out shift register with 3-state outputs designed for 2.0V to 6.0V  $V_{CC}$  operation.

The device integrates an 8-bit shift register and an 8-bit D-type storage register. The storage register features parallel 3-state outputs. The shift register provides a clear input ( $\overline{SRCLR}$ ) with direct overriding function, a serial input (SER) and a serial output ( $Q_H$ ) to implement cascading. When output enable input ( $\overline{OE}$ ) is held low, the data in storage register will appear at the outputs. When  $\overline{OE}$  is held high, all parallel outputs are in high-impedance state.

Both the shift register and storage register have separate clocks. The shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered.

The 74HC595 is available in Green TSSOP-16, SOIC-16, SSOP-16 (209mil) and TQFN-2.5x3.5-16L packages. It operates over a temperature range of -40°C to +125°C.

### LOGIC DIAGRAM



### FEATURES

- **Wide Supply Voltage Range: 2.0V to 6.0V**
- **Low Power Consumption:  $I_{CC} = 10\mu A$  (MAX)**
- **Propagation Delay:  $t_{PD} = 15ns$  (TYP) at  $V_{CC} = 6.0V$**
- **Low Input Current:  $I_I = \pm 10nA$  (TYP)**
- **8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register**
- **Direct Clear Input of Shift Register**
- **High-Current 3-State Output Drive Capacity: 15 LSTTL Loads**
- **Latch-Up Performance (> 100mA) Meets JESD 78, Class II Standard**
- **-40°C to +125°C Operating Temperature Range**
- **Available in Green TSSOP-16, SOIC-16, SSOP-16 (209mil) and TQFN-2.5x3.5-16L Packages**

### APPLICATIONS

Network Switch and Server  
Industrial Equipment  
Medical Equipment  
LED Matrix Control

# 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register with 3-State Controlled Outputs

## 74HC595


### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION	
74HC595	TSSOP-16	-40°C to +125°C	74HC595XTS16G/TR	74HC595 XTS16 XXXXX	Tape and Reel, 4000	
	SOIC-16	-40°C to +125°C	74HC595XS16G/TR	74HC595XS16 XXXXX	Tape and Reel, 2500	
	SSOP-16 (209mil)	-40°C to +125°C	74HC595XWSS16G/TR	74HC595 XWSS16 XXXXX	Tape and Reel, 2000	
	TQFN-2.5×3.5-16L		-40°C to +125°C	74HC595XTRG16G/TR	15JRG XXXXX	Tape and Reel, 6000
			-40°C to +125°C	74HC595XTRG16SG/TR	15JRG XXXXX	Tape and Reel, 8000

### MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

**XXXXX**



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range,  $V_{CC}$  ..... -0.5V to 7.0V  
 Input Voltage Range,  $V_I$  <sup>(1)</sup> ..... -0.5V to MIN(7.0V,  $V_{CC} + 0.5V$ )  
 Output Voltage Range,  $V_O$  <sup>(1)</sup> ..... -0.5V to MIN(7.0V,  $V_{CC} + 0.5V$ )  
 Input Clamp Current,  $I_{IK}$  ( $V_I < 0V$  or  $V_I > V_{CC}$ ) .....  $\pm 20mA$   
 Output Clamp Current,  $I_{OK}$  ( $V_O < 0V$  or  $V_O > V_{CC}$ ) .....  $\pm 20mA$   
 Continuous Output Current,  $I_O$  ( $V_O = 0V$  to  $V_{CC}$ ) .....  $\pm 35mA$   
 Continuous Current through  $V_{CC}$  or GND .....  $\pm 70mA$   
 Junction Temperature <sup>(2)</sup> ..... +150°C  
 Storage Temperature Range ..... -65°C to +150°C  
 Lead Temperature (Soldering, 10s) ..... +260°C  
 ESD Susceptibility <sup>(3)(4)</sup>  
 HBM .....  $\pm 4000V$   
 CDM .....  $\pm 1000V$

### RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range,  $V_{CC}$  ..... 2.0V to 6.0V  
 Input Voltage Range,  $V_I$  ..... 0V to  $V_{CC}$   
 Output Voltage Range,  $V_O$  ..... 0V to  $V_{CC}$   
 Input Transition Rise or Fall Rate,  $\Delta t/\Delta V$   
 $V_{CC} = 2.0V$  ..... 1000ns (MAX)  
 $V_{CC} = 4.5V$  ..... 500ns (MAX)  
 $V_{CC} = 5.5V$  ..... 400ns (MAX)  
 $V_{CC} = 6.0V$  ..... 400ns (MAX)  
 Operating Temperature Range ..... -40°C to +125°C

### NOTES:

- The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.
- For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
- For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

**OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

**ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all

integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

**DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

**FUNCTION TABLE**

INPUTS					FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	
X	X	X	X	H	Outputs (Q <sub>A</sub> ~ Q <sub>H</sub> ) are disabled.
X	X	X	X	L	Outputs (Q <sub>A</sub> ~ Q <sub>H</sub> ) are enabled.
X	X	L	X	X	Data of the shift register is cleared.
L	↑	H	X	X	Logic low-level shifted into shift register stage 0. Other stages can transfer data from the previous stage respectively.
H	↑	H	X	X	Logic high-level shifted into shift register stage 0. Other stages can transfer data from the previous stage respectively.
X	X	X	↑	X	Data of the shift register is transferred to the storage register.

H = High Voltage Level

L = Low Voltage Level

↑ = Low-to-High Clock Transition

X = Don't Care

**TIMING DIAGRAM**






Figure 1. Timing Diagram

## PIN CONFIGURATIONS





## PIN DESCRIPTION

PIN		NAME	FUNCTION
TSSOP-16/SOIC-16/ SSOP-16 (209mil)	TQFN-2.5x3.5-16L		
15, 1, 2, 3, 4, 5, 6, 7	15, 1, 2, 3, 4, 5, 6, 7	$Q_A, Q_B, Q_C, Q_D, Q_E, Q_F, Q_G, Q_H$	Parallel Data Outputs.
8	8	GND	Ground.
9	9	$Q_H$	Serial Data Output.
10	10	$\overline{SRCLR}$	Shift Register Clear Input (Active-Low).
11	11	SRCLK	Shift Register Clock Input (Rising Edge Triggered).
12	12	RCLK	Storage Register Clock Input (Rising Edge Triggered).
13	13	$\overline{OE}$	Output Enable Input (Active-Low).
14	14	SER	Serial Data Input.
16	16	$V_{CC}$	Power Supply.
—	Exposed Pad	GND	It can be connected to GND or be left floating. This pad is not an electrical connection point.

PACKAGE OUTLINE DIMENSIONS

TSSOP-16




Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	-	-	1.200
A1	0.050	-	0.150
A2	0.800	-	1.050
b	0.190	-	0.300
c	0.090	-	0.200
D	4.860	-	5.100
E	4.300	-	4.500
E1	6.200	-	6.600
e	0.650 BSC		
L	0.450	-	0.750
H	0.250 TYP		
$\theta$	0°	-	8°
ccc	0.100		

- NOTES:
1. This drawing is subject to change without notice.
  2. The dimensions do not include mold flashes, protrusions or gate burrs.
  3. Reference JEDEC MO-153.


# PACKAGE INFORMATION

## PACKAGE OUTLINE DIMENSIONS

### SOIC-16



RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	-	-	1.750
A1	0.100	-	0.250
A2	1.250	-	1.550
b	0.310	-	0.510
c	0.100	-	0.250
D	9.800	-	10.200
E	3.800	-	4.000
E1	5.800	-	6.200
e	1.270 BSC		
L	0.400	-	1.270
$\theta$	0°	-	8°
ccc	0.100		

NOTES:


1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MS-012.

PACKAGE OUTLINE DIMENSIONS

SSOP-16 (209mil)



RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions in Millimeters		
	MIN	NOM	MAX
A	-	-	2.000
A1	0.050	-	0.250
A2	1.500 REF		
b	0.220	-	0.380
c	0.090	-	0.250
D	5.900	-	6.500
E	5.000	-	5.600
E1	7.400	-	8.200
e	0.650 BSC		
L	0.550	-	0.950
θ	0°	-	8°
ccc	0.100		

NOTES:


1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-150.

PACKAGE OUTLINE DIMENSIONS

TQFN-2.5×3.5-16L




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.203 REF		
b	0.20	0.25	0.30
D	2.40	2.50	2.60
D1	0.85	1.00	1.15
E	3.40	3.50	3.60
E1	1.85	2.00	2.15
e	0.45	0.50	0.55
L	0.30	0.40	0.50

NOTE: This drawing is subject to change without notice.


# PACKAGE INFORMATION

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-16	13"	12.4	6.80	5.40	1.50	4.0	8.0	2.0	12.0	Q1
SOIC-16	13"	16.4	6.50	10.30	2.10	4.0	8.0	2.0	16.0	Q1
SSOP-16 (209mil)	13"	16.4	8.40	6.52	2.20	4.0	12.0	2.0	16.0	Q1
TQFN-2.5×3.5-16L (74HC595XTRG16G/TR)	13"	12.4	2.80	3.80	0.95	4.0	8.0	2.0	12.0	Q1
TQFN-2.5×3.5-16L (74HC595XTRG16SG/TR)	13"	12.4	2.70	3.70	1.00	4.0	4.0	2.0	12.0	Q1

DD0001

# PACKAGE INFORMATION

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002