



SGM8611-2/SGM8611-4/SGM8611-5 1.2MHz, 62 μ A, Rail-to-Rail I/O, CMOS Operational Amplifiers

GENERAL DESCRIPTION

The SGM8611-2 (dual), SGM8611-4 (quad) and SGM8611-5 (dual with shutdown) are low cost, voltage feedback amplifiers. These devices can operate from 1.8V to 5.5V single supply, while consuming only 62 μ A quiescent current per amplifier. They provide rail-to-rail input and output operation. This feature makes them appropriate for buffering ASIC.

The SGM8611-2/4/5 offer a gain-bandwidth product of 1.2MHz and an ultra-low input bias current of ± 10 pA. They are well suited for piezoelectric sensors, integrators and photodiode amplifiers.

The SGM8611-2/4/5 are designed into a wide range of applications, such as battery-powered instrumentation, safety monitoring, portable systems, and transducer interface circuits in low power systems.

The SGM8611-2 is available in Green UTQFN-2 \times 1.5-10L and TDFN-2 \times 2-8AL packages. The SGM8611-4 is available in a Green UTQFN-2 \times 2-14BL package. The SGM8611-5 is available in a Green UTQFN-2 \times 1.5-10L package. They are specified over the extended industrial temperature range (-40 $^{\circ}$ C to +125 $^{\circ}$ C).

FEATURES

- **Input Offset Voltage: ± 1.8 mV (MAX)**
- **Ultra-Low Input Bias Current: ± 10 pA (TYP)**
- **Unity-Gain Stable**
- **Gain-Bandwidth Product: 1.2MHz**
- **Rail-to-Rail Input and Output**
- **No Phase Reversal**
- **Supply Voltage Range: 1.8V to 5.5V**
- **Input Voltage Range:**
 - 0.1V to 5.6V with $V_S = 5.5$ V
- **Low Quiescent Current: 62 μ A/Amplifier**
- **-40 $^{\circ}$ C to +125 $^{\circ}$ C Operating Temperature Range**
- **Small Packaging:**
 - SGM8611-2 Available in Green UTQFN-2 \times 1.5-10L and TDFN-2 \times 2-8AL Packages**
 - SGM8611-4 Available in a Green UTQFN-2 \times 2-14BL Package**
 - SGM8611-5 Available in a Green UTQFN-2 \times 1.5-10L Package**

APPLICATIONS

Industrial Equipment
Medical Equipment
Battery-Powered Equipment
Telecom Equipment
Notebook PCs

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, +V _S to -V _S	7V
Input Common Mode Voltage Range ⁽¹⁾ (-V _S) - 0.5V to (+V _S) + 0.5V	
Differential Input Voltage Range ⁽¹⁾ (+V _S) - (-V _S) + 0.2V	
Signal Input Pins Current ⁽¹⁾	-10mA to 10mA
Output Short-Circuit ⁽²⁾	Continuous
Package Thermal Resistance	
UTQFN-2×1.5-10L, θ _{JA}	152.4°C/W
UTQFN-2×1.5-10L, θ _{JB}	63.4°C/W
TDFN-2×2-8AL, θ _{JA}	68.2°C/W
TDFN-2×2-8AL, θ _{JB}	37.8°C/W
UTQFN-2×2-14BL, θ _{JA}	113.9°C/W
UTQFN-2×2-14BL, θ _{JB}	37.3°C/W
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C
ESD Susceptibility ^{(3) (4)}	
HBM.....	±5000V
CDM	±1000V

NOTES:

1. A clamping diode is added between the input and supply pin, so the input signal can be 0.5V higher than power supply voltage. However, the current of the input signal should be limited within the range of 10mA.
2. Short-circuit to ground, one amplifier per package.
3. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
4. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Operating Voltage Range.....	1.8V to 5.5V
Operating Temperature Range	-40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.


PIN CONFIGURATIONS

SGM8611-2 (TOP VIEW)




UTQFN-2x1.5-10L

SGM8611-2 (TOP VIEW)




TDFN-2x2-8AL

SGM8611-4 (TOP VIEW)



UTQFN-2x2-14BL

SGM8611-5 (TOP VIEW)



UTQFN-2x1.5-10L

PIN DESCRIPTION

Table 1. SGM8611-2 Pin Description

PIN		NAME	FUNCTION
UTQFN-2 \times 1.5-10L	TDFN-2 \times 2-8AL		
1	4	-V _S	Negative Power Supply.
2, 3	—	NC	No Internal Connection.
4	5	+INB	Non-Inverting Input of Amplifier B.
5	6	-INB	Inverting Input of Amplifier B.
6	7	OUTB	Output of Amplifier B.
7	8	+V _S	Positive Power Supply.
8	1	OUTA	Output of Amplifier A.
9	2	-INA	Inverting Input of Amplifier A.
10	3	+INA	Non-Inverting Input of Amplifier A.
—	Exposed Pad	-V _S	Exposed Pad (Only for TDFN-2 \times 2-8AL Package). Connect exposed pad to -V _S .

Table 2. SGM8611-4 Pin Description

PIN	NAME	FUNCTION
UTQFN-2 \times 2-14BL		
1	-INA	Inverting Input of Amplifier A.
2	+INA	Non-Inverting Input of Amplifier A.
3	+V _S	Positive Power Supply.
4	+INB	Non-Inverting Input of Amplifier B.
5	-INB	Inverting Input of Amplifier B.
6	OUTB	Output of Amplifier B.
7	OUTC	Output of Amplifier C.
8	-INC	Inverting Input of Amplifier C.
9	+INC	Non-Inverting Input of Amplifier C.
10	-V _S	Negative Power Supply.
11	+IND	Non-Inverting Input of Amplifier D.
12	-IND	Inverting Input of Amplifier D.
13	OUTD	Output of Amplifier D.
14	OUTA	Output of Amplifier A.

PIN DESCRIPTION (continued)

Table 3. SGM8611-5 Pin Description

PIN	NAME	FUNCTION
UTQFN-2x1.5-10L		
1	-V _S	Negative Power Supply.
2	$\overline{\text{SHDNA}}$	Shutdown of Amplifier A. When shutdown pin is low, the amplifier A is disabled; when shutdown pin is high, the amplifier A is enabled.
3	$\overline{\text{SHDNB}}$	Shutdown of Amplifier B. When shutdown pin is low, the amplifier B is disabled; when shutdown pin is high, the amplifier B is enabled.
4	+INB	Non-Inverting Input of Amplifier B.
5	-INB	Inverting Input of Amplifier B.
6	OUTB	Output of Amplifier B.
7	+V _S	Positive Power Supply.
8	OUTA	Output of Amplifier A.
9	-INA	Inverting Input of Amplifier A.
10	+INA	Non-Inverting Input of Amplifier A.

ELECTRICAL CHARACTERISTICS

($V_S = 1.8V$ to $5.5V$ ($\pm 0.9V$ to $\pm 2.75V$), $V_{CM} = V_{OUT} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, Full = $-40^\circ C$ to $+125^\circ C$, typical values are at $T_A = +25^\circ C$, unless otherwise noted.)

PARAMETER		SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Input Characteristics								
Input Offset Voltage		V_{OS}	$V_S = 5V$	+25°C		±0.45	±1.8	mV
				Full			±2.4	
Input Offset Voltage Drift		$\Delta V_{OS}/\Delta T$	$V_S = 5V$	Full		±3.1		µV/°C
Input Bias Current		I_B	$V_S = 5V$	+25°C		±10		pA
Input Offset Current		I_{OS}	$V_S = 5V$	+25°C		±5		pA
Input Common Mode Voltage Range		V_{CM}	No phase reversal, rail-to-rail input	Full	$(-V_S) - 0.1$		$(+V_S) + 0.1$	V
Common Mode Rejection Ratio		CMRR	$V_S = 1.8V, (-V_S) - 0.1V < V_{CM} < (+V_S) - 1.4V$	Full	62	84		dB
			$V_S = 5.5V, (-V_S) - 0.1V < V_{CM} < (+V_S) - 1.4V$	Full	71	95		
			$V_S = 1.8V, (-V_S) - 0.1V < V_{CM} < (+V_S) + 0.1V$	Full	51	67		
			$V_S = 5.5V, (-V_S) - 0.1V < V_{CM} < (+V_S) + 0.1V$	Full	60	75		
Input Capacitance		Differential		+25°C		1.5		pF
		Common Mode		+25°C		8		
Open-Loop Voltage Gain		A_{OL}	$V_S = 1.8V, (-V_S) + 0.04V < V_{OUT} < (+V_S) - 0.04V, R_L = 10k\Omega$	Full	87	120		dB
			$V_S = 5.5V, (-V_S) + 0.05V < V_{OUT} < (+V_S) - 0.05V, R_L = 10k\Omega$	Full	93	124		
			$V_S = 1.8V, (-V_S) + 0.1V < V_{OUT} < (+V_S) - 0.1V, R_L = 2k\Omega$	Full	88	120		
			$V_S = 5.5V, (-V_S) + 0.15V < V_{OUT} < (+V_S) - 0.15V, R_L = 2k\Omega$	Full	93	123		
Output Characteristics								
Output Voltage Swing from Rail		V_{OUT}	$V_S = 5.5V, R_L = 10k\Omega$	+25°C		10	15	mV
				Full			18	
			$V_S = 5.5V, R_L = 2k\Omega$	+25°C		40	55	
				Full			65	
Output Short-Circuit Current		I_{SC}	$V_S = 5.5V$	+25°C		±40		mA
Open-Loop Output Impedance		Z_{OUT}	$V_S = 5V, f = 1MHz$	+25°C		1200		Ω
Power Supply								
Specified Voltage Range		V_S		Full	1.8		5.5	V
Power Supply Rejection Ratio		PSRR	$V_S = 1.8V$ to $5.5V, V_{CM} = -V_S$	+25°C	76	92		dB
Quiescent Current/Amplifier		I_Q	$V_S = 5.5V, I_{OUT} = 0mA$	+25°C		62	82	µA
				Full			85	







ELECTRICAL CHARACTERISTICS (continued)

($V_S = 1.8V$ to $5.5V$ ($\pm 0.9V$ to $\pm 2.75V$), $V_{CM} = V_{OUT} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, Full = $-40^\circ C$ to $+125^\circ C$, typical values are at $T_A = +25^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Dynamic Performance							
Gain-Bandwidth Product	GBP	$V_S = 5V$	$+25^\circ C$		1.2		MHz
Phase Margin	ϕ_o	$V_S = 5.5V, G = +1$	$+25^\circ C$		75		$^\circ$
Slew Rate	SR	$V_S = 5V$	$+25^\circ C$		2		V/ μs
Settling Time	To 0.1%	t_s	$V_S = 5V, 2V$ step, $G = -1, C_L = 100pF$	$+25^\circ C$	2.8		μs
	To 0.01%						
Overload Recovery Time	ORT	$V_S = 5V, V_{IN} \times G > V_S$	$+25^\circ C$		1.5		μs
Total Harmonic Distortion + Noise	THD+N	$V_S = 5.5V, V_{CM} = 2.5V, V_{OUT} = 1V_{RMS}, G = +1, f = 1kHz, 80kHz$ measurement BW	$+25^\circ C$		0.004		%
Noise							
Input Voltage Noise		$V_S = 5V, f = 0.1Hz$ to $10Hz$	$+25^\circ C$		4.8		μV_{P-P}
Input Voltage Noise Density	e_n	$V_S = 5V, f = 1kHz$	$+25^\circ C$		33		nV/\sqrt{Hz}
		$V_S = 5V, f = 10kHz$	$+25^\circ C$		28		
Input Current Noise Density	i_n	$V_S = 5V, f = 1kHz$	$+25^\circ C$		23		fA/\sqrt{Hz}
Shutdown (SGM8611-5 Only)							
Shutdown Supply Current/Amplifier	I_{QSD}	$V_S = 1.8V$ to $5.5V$, all amplifiers disabled, $\overline{SHDN} = -V_S$	$+25^\circ C$		1	2	μA
Output Impedance During Shutdown	Z_{SHDN}	$V_S = 1.8V$ to $5.5V$, amplifier disabled	$+25^\circ C$		$10 \parallel 16$		$G\Omega \parallel pF$
High-Level Voltage Shutdown Threshold (Amplifier Enabled)		$V_S = 1.8V$ to $5.5V$	Full		$(-V_S) + 1.2$		V
Low-Level Voltage Shutdown Threshold (Amplifier Disabled)		$V_S = 1.8V$ to $5.5V$	Full			$(-V_S) + 0.3$	V
Amplifier Enable Time	Full Shutdown	t_{ON}	$V_S = 1.8V$ to $5.5V, G = +1, V_{OUT} = 0.9 \times V_S/2, R_L$ connected to $-V_S$	$+25^\circ C$	35		μs
	Partial Shutdown						
Amplifier Disable Time	t_{OFF}	$V_S = 1.8V$ to $5.5V, G = +1, V_{OUT} = 0.1 \times V_S/2, R_L$ connected to $-V_S$	$+25^\circ C$		3		μs
\overline{SHDN} Pin Input Bias Current (per Pin)		$V_S = 1.8V$ to $5.5V, +V_S \geq \overline{SHDN} \geq (+V_S) - 0.8V$	$+25^\circ C$		50		nA
		$V_S = 1.8V$ to $5.5V, -V_S \leq \overline{SHDN} \leq (-V_S) + 0.8V$	$+25^\circ C$		100		







TYPICAL PERFORMANCE CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_S = 5.5\text{V}$, $V_{\text{CM}} = V_S/2$, $V_{\text{OUT}} = V_S/2$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = 5.5\text{V}$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = 5.5\text{V}$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = 5.5\text{V}$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = 5.5\text{V}$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = 5.5\text{V}$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.



APPLICATION INFORMATION

Rail-to-Rail Input

When SGM8611-2/4/5 work at the power supply between 1.8V and 5.5V, the input common mode voltage range is from $(-V_S) - 0.1V$ to $(+V_S) + 0.1V$. In Figure 1, the ESD diodes between the inputs and the power supply rails will clamp the input voltage so that it does not exceed the rails.




Figure 1. Input Equivalent Circuit

Rail-to-Rail Output

The SGM8611-2/4/5 support rail-to-rail output operation. In single power supply application, for example, when $+V_S = 5.5V$, $-V_S = GND$, $10k\Omega$ load resistor is tied from OUT pin to $V_S/2$, the typical output swing range is from 0.01V to 5.49V.

Driving Capacitive Loads

The SGM8611-2/4/5 are designed for driving the 500pF capacitive load with unity-gain stable. If greater capacitive load must be driven in application, the circuit in Figure 2 can be used. In this circuit, the IR drop voltage generated by R_{ISO} is compensated by feedback loop.




Figure 2. Circuit to Drive Heavy Capacitive Load

Power Supply Decoupling and Layout

A clean and low noise power supply is very important in amplifier circuit design. Besides of input signal noise, the power supply is one of important source of noise to the amplifiers through $+V_S$ and $-V_S$ pins. Power supply bypassing is an effective method to clear up the noise at power supply, and the low impedance path to ground of decoupling capacitor will bypass the noise to GND. In application, $10\mu F$ ceramic capacitor paralleled with $0.1\mu F$ or $0.01\mu F$ ceramic capacitor is used in Figure 3. The ceramic capacitors should be placed as close as possible to $+V_S$ and $-V_S$ power supply pins.




Figure 3. Amplifier Power Supply Bypassing

APPLICATION INFORMATION (continued)

Typical Application Circuits

Difference Amplifier

The circuit in Figure 4 is a design example of classical difference amplifier. If $R_4/R_3 = R_2/R_1$, then $V_{OUT} = (V_P - V_N) \times R_2/R_1 + V_{REF}$.




Figure 4. Difference Amplifier

High Input Impedance Difference Amplifier

The circuit in Figure 5 is a design example of high input impedance difference amplifier. The added amplifiers at the input are used to increase the input impedance and eliminate drawback of low input impedance in Figure 4.




Figure 5. High Input Impedance Difference Amplifier

Active Low-Pass Filter

The circuit in Figure 6 is a design example of active low-pass filter, the DC gain is equal to $-R_2/R_1$ and the -3dB corner frequency is equal to $1/(2\pi R_2 C)$. In this design, the filter bandwidth must be less than the bandwidth of the amplifier, and the resistor values must be selected as low as possible to reduce ringing or oscillation generated by the parasitic parameters in PCB layout.




Figure 6. Active Low-Pass Filter

REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original to REV.A (APRIL 2026)	Page
Changed from product preview to production data.....	All


PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS


UTQFN-2×1.5-10L




TOP VIEW




BOTTOM VIEW



SIDE VIEW



DETAIL A
ALTERNATE TERMINAL
CONSTRUCTION




RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	0.500	0.550	0.600
A1	0.000	-	0.050
A2	0.152 REF		
b	0.200	0.250	0.300
b1	0.250	0.300	0.350
b2	0.150	0.200	0.250
D	1.900	2.000	2.100
E	1.400	1.500	1.600
L	0.250	0.350	0.450
L1	0.300	0.400	0.500
e	0.500 BSC		
eee	0.050		


NOTE: This drawing is subject to change without notice.

PACKAGE OUTLINE DIMENSIONS


TDFN-2x2-8AL



TOP VIEW




BOTTOM VIEW



SIDE VIEW



DETAIL A
ALTERNATE TERMINAL
CONSTRUCTION




RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	0.700	-	0.800
A1	0.000	-	0.050
A2	0.203 REF		
b	0.200	-	0.300
D	1.900	-	2.100
D1	1.450	-	1.700
E	1.900	-	2.100
E1	0.750	-	1.000
k	0.200	-	-
e	0.500 BSC		
L	0.200	-	0.400
eee	0.080		


NOTE: This drawing is subject to change without notice.

PACKAGE OUTLINE DIMENSIONS


UTQFN-2x2-14BL




TOP VIEW



BOTTOM VIEW




SIDE VIEW



DETAIL A

ALTERNATE TERMINAL CONSTRUCTION



RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	0.500	-	0.600
A1	0.000	-	0.050
A2	0.152 REF		
b	0.150	-	0.250
D	1.900	-	2.100
E	1.900	-	2.100
e	0.400 BSC		
L	0.300	-	0.500
eee	0.050		

NOTE: This drawing is subject to change without notice.


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
UTQFN-2×1.5-10L	7"	9.5	1.70	2.30	0.75	4.0	4.0	2.0	8.0	Q1
TDFN-2×2-8AL	7"	9.5	2.30	2.30	1.10	4.0	4.0	2.0	8.0	Q2
UTQFN-2×2-14BL	7"	8.6	2.25	2.25	0.75	4.0	4.0	2.0	8.0	Q2

DD0001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

D00002