

### GENERAL DESCRIPTION

The SGM41296S0 is an I<sup>2</sup>C programmable monolithic driver with integrated power MOSFETs for thermoelectric cooling devices (TEC). It can deliver 1.5A to the TEC continuously, from a 2.7V to 5.5V source over the TEC operating voltage range. The TEC voltage is linearly controlled by an analog input voltage (CTL).

The voltage and current limits for protecting the TEC and the device can be adjusted, activated or deactivated on the fly by the 400kHz I<sup>2</sup>C serial interface. A full suite of protection features such as over-current, over-voltage and over-temperature, and an internal 2 stage soft-start circuit are also provided by this device.

Requiring a minimal number of external components and with a tiny TQFN package, the SGM41296S0 offers the minimum solution size for TEC applications. It is an ideal choice for applications such as optical laser diode and fiber communication networks.

### FEATURES

- Wide 2.7V to 5.5V Input Voltage Range
- Up to 1.5A Output Current for TEC
- TEC Voltage and Current Monitoring
- 2.5V Reference Output with 0.84% Accuracy
- Fixed 1MHz Switching Frequency for the Buck
- I<sup>2</sup>C Programmable Soft-Start Time
- TEC Voltage/Current Limits for Heating/Cooling
- LDO/Buck Current Limits for Heating/Cooling
- Input Over-Voltage and UVLO Protection
- Hiccup Mode Protection
- Die Temperature Warning
- Die Over-Temperature Protection
- EN and SD Pins for Power Sequencing
- Available in a Green TQFN-2×3-16L Package

### APPLICATIONS

- Optical Laser Diode Modules
- Fiber Communication Networks

### TYPICAL APPLICATION





Figure 1. Typical Application Circuit

**PACKAGE/ORDERING INFORMATION**

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41296S0	TQFN-2×3-16L	-40°C to +125°C	SGM41296S0XTRJ16G/TR	33C XXXXX	Tape and Reel, 3000

**MARKING INFORMATION**

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage.....	-0.3V to 6V
V <sub>SW</sub> .....	-0.3V (-2V for < 10ns) to 6V
CTL, REF, EN, SD, VOS, ITEC, SS .....	-0.3V to V <sub>IN</sub> + 0.3V
AGND to PGND .....	-0.3V to 0.3V
All Other Pins.....	-0.3V to 6V
Package Thermal Resistance	
TQFN-2×3-16L, θ <sub>JA</sub> .....	55.6°C/W
TQFN-2×3-16L, θ <sub>JB</sub> .....	3.4°C/W
TQFN-2×3-16L, θ <sub>JC</sub> .....	47.2°C/W
Junction Temperature.....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature (Soldering, 10s) .....	+260°C
ESD Susceptibility <sup>(1) (2)</sup>	
HBM.....	±3000V
CDM .....	±1000V

**NOTES:**

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

**RECOMMENDED OPERATING CONDITIONS**

Supply Voltage Range .....	2.7V to 5.5V
Operating Ambient Temperature Range .....	-40°C to +125°C
Operating Junction Temperature Range .....	-40°C to +125°C

**OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


**ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

**DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

**PIN CONFIGURATION**



**PIN DESCRIPTION**

PIN NUMBER	PIN NAME	TYPE <sup>(1)</sup>	FUNCTION
1	AGND	P	Analog ground.
2	EN	DI	The effective-high enable input, to enable the power stage starting with soft-start procedure. When pulling low, stop power stage and force both outputs into Hi-Z state.
3	REF	AO	2.5V internal reference output. Decouple this pin with at least 0.1µF, X5R or better ceramic capacitor to AGND.
4	SD	DI	The effective-low power stage shutdown control input. Pull this pin low to shutdown both the switch regulator and linear regulator and force both outputs into Hi-Z floating state. When pulling high, start output with the soft-start procedure.
5	CTL	AI	Voltage control input. CTL voltage controls the TEC voltage (regulated between the VOS and VOL pins).
6	VOS	AI	Voltage sensing for the switch regulator.
7, 8, 12	PGND	P	Ground return path of internal power switches and linear regulator bypass MOSFETs. Place decouple/storage caps closely between those pins and the VIN pin.
9	SW	P	Chopper switch node, connect to one end of the power inductor.
10	VIN	P	Power input to all circuit inside the chip. Closely placed decouple caps between this pin and those PGND pins is highly recommended.
11	VOL	P	Linear regulator output, which sinks or sources to drive one end of the TEC device.
13	SDA	DIO	Data IO of the I <sup>2</sup> C compatible serial interface.
14	SCL	DI	Clock IO of the I <sup>2</sup> C compatible serial interface.
15	SS	AI	Soft-Start Pin. Connect a 0.1µF capacitor from this pin to AGND.
16	ITEC	AO	TEC current monitor output. The output voltage is proportional to VOL current.

NOTE:

1. P = Power, AI = Analog Input, AO = Analog Output, DI = Digital Input, DIO = Digital Input/Output.

**ELECTRICAL CHARACTERISTICS**

( $V_{IN} = 3.3V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , typical values tested at  $T_J = +25^{\circ}C$ , over-temperature limits are guaranteed by characterization, unless otherwise noted).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range	$V_{IN}$		2.7		5.5	V
Under-Voltage Lockout Threshold Rising			2.5	2.6	2.69	V
Under-Voltage Lockout Threshold Hysteresis				150		mV
Reference Voltage	$V_{REF}$	$T_J = +25^{\circ}C$	2.488	2.5	2.512	V
		$T_J = -40^{\circ}C$ to $+125^{\circ}C$	2.479	2.5	2.519	
Shutdown Current		$V_{EN} = 0V$		81	167	$\mu A$
Quiescent Current		No switching, $V_{IN} = 5.5V$		1.1	1.6	mA
<b>Power MOSFETs</b>						
VOL PFET Switch On-Resistance	$R_{DSON\_P1}$	$V_{IN} = 5V$		27	49	m $\Omega$
		$V_{IN} = 3.3V$		34	60	
VOL NFET Switch On-Resistance	$R_{DSON\_N1}$	$V_{IN} = 5V$		27	52	m $\Omega$
		$V_{IN} = 3.3V$		38	68	
Buck PFET Switch On-Resistance	$R_{DSON\_P2}$	$V_{IN} = 5V$		33	57	m $\Omega$
		$V_{IN} = 3.3V$		42	70	
Buck NFET Switch On-Resistance	$R_{DSON\_N2}$	$V_{IN} = 5V$		27	52	m $\Omega$
		$V_{IN} = 3.3V$		36	68	
VOL Pin Leakage		$V_{EN} = 0V, V_{IN} = 6V, V_{VOL} = 0V$		0.5	20	$\mu A$
		$V_{EN} = 0V, V_{IN} = 6V, V_{VOL} = 6V$		165	330	
Buck SW Pin Leakage		$V_{EN} = 0V, V_{IN} = 6V, V_{SW} = 0V$		0.4	17	$\mu A$
		$V_{EN} = 0V, V_{IN} = 6V, V_{SW} = 6V$		0.1	5	
Maximum VOL PFET Source Current 1 <sup>st</sup> Limit Range		Set by $I^2C$	0.039		2.028	A
Maximum VOL NFET Sink Current 1 <sup>st</sup> Limit Range		Set by $I^2C$	0.039		2.028	A
Maximum VOL PFET Source Current 2 <sup>nd</sup> Limit Range		Set by $I^2C$	2		3.5	A
Maximum VOL NFET Sink Current 2 <sup>nd</sup> Limit Range		Set by $I^2C$	2		3.5	A
Maximum Buck PFET Source Current 2 <sup>nd</sup> Limit Range		Set by $I^2C$	2.5		4	A
Maximum Buck NFET Sink Current 2 <sup>nd</sup> Limit Range		Set by $I^2C$	2.5		4	A
TEC to CTL Voltage Gain				5		V/V
<b>Frequency Setting</b>						
Buck Duty Cycle Range		1MHz switching frequency	0		100	%
Switching Frequency	$f_{SW}$		860	1000	1200	kHz
EN Input Logic Low Voltage	$V_{ENL}$				0.4	V
EN Input Logic High Voltage	$V_{ENH}$		1.2			V
EN Input Current	$I_{EN}$	$V_{EN} = 6V$		0.6	1.8	$\mu A$
		$V_{EN} = 0V$		0.01	1	$\mu A$
SD Input Logic Low Voltage	$V_{SD\_ENL}$				0.4	V
SD Input Logic High Voltage	$V_{SD\_ENH}$		1.2			V
SD Pull-Down Resistor				1.5		M $\Omega$
SD Turn-On Delay		Turn-on IC		30		ms

**ELECTRICAL CHARACTERISTICS (continued)**

( $V_{IN} = 3.3V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , typical values tested at  $T_J = +25^{\circ}C$ , over-temperature limits are guaranteed by characterization, unless otherwise noted).

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>TEC Current Measurement</b>						
ITEC Initial (Offset Bias) Voltage		$I_{VOL} = 0A$ , ITEC bit = 1	1.23	1.25	1.27	V
ITEC Current Gain		1.5A TEC current		0.5		V/A
ITEC Current Monitor Accuracy		$I_{VOL}$ sink (or source) < 1250mA, initial accuracy, $T_J = +25^{\circ}C$	-4		4	%
		$I_{VOL}$ sink (or source) < 1250mA, $T_J = -40^{\circ}C$ to $+125^{\circ}C$	-8		7.2	
ITEC Current Limit Setting Accuracy		$I_{VOL}$ sink (or source) > 700mA	-10		13	%
VTEC Voltage Limit Accuracy		VTEC voltage limit > 700mV	-12		20	%
Heating Mode Threshold		Condition for set MODE[1:0]/REG09[7:6]	$V_{VOS} - V_{VOL}$		40	mV
Cooling Mode Threshold			$V_{VOL} - V_{VOS}$		40	mV
<b>LDO Analog Output (VOL)</b>						
Discharge Period before Startup		DIS_TIME		30		ms
Discharge Resistance				220		$\Omega$
<b>I<sup>2</sup>C</b>						
SCL, SDA Input Logic High Voltage			1.2			V
SCL, SDA Input Logic Low Voltage					0.4	V
Output Low Voltage	$V_{OL}$	$I_{SINK} = 200\mu A$			0.4	V
I <sup>2</sup> C Clock Frequency				0.4		MHz
<b>Protection</b>						
Thermal Shutdown <sup>(1)</sup>				160		$^{\circ}C$
Thermal Hysteresis <sup>(1)</sup>				20		$^{\circ}C$
Temperature Warning Threshold <sup>(1)</sup>	$t_{OTW}$			120		$^{\circ}C$
OTW Hysteresis <sup>(1)</sup>	$t_{OTW\_H}$			20		$^{\circ}C$
Input Over-Voltage Threshold		I <sup>2</sup> C enable	5.7	5.9		V
Input Over-Voltage Hysteresis		I <sup>2</sup> C enable		0.3		V
VTEC Over-Voltage Threshold		$ V_{VOL} - V_{VOS} $ , excessive over the programmed threshold		1		V
<b>External Component Selections <sup>(2)</sup></b>						
Recommended Input Capacitance			10	22		$\mu F$
Recommended Inductance			0.47	1	2.2	$\mu H$
VOS Recommended Output Capacitance			10			$\mu F$
VOL Recommended Output Capacitance				0.1		$\mu F$

## NOTES:

1. Guaranteed by production characterization.
2. Guaranteed by design and production characterization, verified with bench test.

**I<sup>2</sup>C INTERFACE TIMING CHARACTERISTICS <sup>(1)</sup>**

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
SCL Clock Frequency	f <sub>SCL</sub>	Standard mode	+25°C			100	kHz
		Fast mode	+25°C			400	kHz
		Fast mode plus	+25°C			1	MHz
LOW Period of the SCL Clock	t <sub>LOW</sub>	Standard mode	+25°C	4.7			μs
		Fast mode	+25°C	1.3			μs
		Fast mode plus	+25°C	0.5			μs
HIGH Period of the SCL Clock	t <sub>HIGH</sub>	Standard mode	+25°C	4.0			μs
		Fast mode	+25°C	600			ns
		Fast mode plus	+25°C	260			ns
Bus Free Time between a STOP and a START Conditions	t <sub>BUF</sub>	Standard mode	+25°C	4.7			μs
		Fast mode	+25°C	1.3			μs
		Fast mode plus	+25°C	0.5			μs
Hold Time for a Repeated START Condition	t <sub>hd,STA</sub>	Standard mode	+25°C	4.0			μs
		Fast mode	+25°C	600			ns
		Fast mode plus	+25°C	260			ns
Setup Time for a Repeated START Condition	t <sub>su,STA</sub>	Standard mode	+25°C	4.7			μs
		Fast mode	+25°C	600			ns
		Fast mode plus	+25°C	260			ns
Data Setup Time	t <sub>su,DAT</sub>	Standard mode	+25°C	250			ns
		Fast mode	+25°C	100			ns
		Fast mode plus	+25°C	50			ns
Data Hold Time	t <sub>hd,DAT</sub>	Standard mode	+25°C	0.05		3.45	μs
		Fast mode	+25°C	0.05		0.9	μs
		Fast mode plus	+25°C	0			μs
Rise Time of SCL Signal after a Repeated START Condition and after an Acknowledge Bit	t <sub>RCL1</sub>	Standard mode	+25°C	20 + 0.1C <sub>B</sub>		1000	ns
		Fast mode	+25°C	20 + 0.1C <sub>B</sub>		1000	ns
		Fast mode plus	+25°C			120	ns
Rise Time of SCL Signal	t <sub>RCL</sub>	Standard mode	+25°C	20 + 0.1C <sub>B</sub>		1000	ns
		Fast mode	+25°C	20 + 0.1C <sub>B</sub>		300	ns
		Fast mode plus	+25°C			120	ns
Fall Time of SCL Signal	t <sub>FCL</sub>	Standard mode	+25°C	20 + 0.1C <sub>B</sub>		300	ns
		Fast mode	+25°C	20 + 0.1C <sub>B</sub>		300	ns
		Fast mode plus	+25°C			120	ns
Rise Time of SDA Signal	t <sub>RDA</sub>	Standard mode	+25°C	20 + 0.1C <sub>B</sub>		1000	ns
		Fast mode	+25°C	20 + 0.1C <sub>B</sub>		300	ns
		Fast mode plus	+25°C			120	ns
Fall Time of SDA Signal	t <sub>FDA</sub>	Standard mode	+25°C	20 + 0.1C <sub>B</sub>		300	ns
		Fast mode	+25°C	20 + 0.1C <sub>B</sub>		300	ns
		Fast mode plus	+25°C			120	ns

I<sup>2</sup>C INTERFACE TIMING CHARACTERISTICS <sup>(1)</sup> (continued)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
Setup Time for STOP Condition	t <sub>su:STO</sub>	Standard mode	+25°C	4.0			µs
		Fast mode	+25°C	600			ns
		Fast mode plus	+25°C	260			ns
Capacitive Load for SDA and SCL	C <sub>B</sub>		+25°C			0.4	nF

NOTE:

1. Industry standard I<sup>2</sup>C timing characteristics according to I<sup>2</sup>C-Bus Specification. Not tested in production.

I<sup>2</sup>C INTERFACE TIMING DIAGRAM










Figure 2. Serial Interface Timing for F/S-Mode







TYPICAL PERFORMANCE CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 3.3\text{V}$ ,  $L_1 = 1\mu\text{H}$ , unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 3.3\text{V}$ ,  $L_1 = 1\mu\text{H}$ , unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 3.3\text{V}$ ,  $L_1 = 1\mu\text{H}$ , unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 3.3\text{V}$ ,  $L_1 = 1\mu\text{H}$ , unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 3.3\text{V}$ ,  $L_1 = 1\mu\text{H}$ , unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 3.3\text{V}$ ,  $L_1 = 1\mu\text{H}$ , unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 3. Block Diagram

## REGISTER MAPS

Table 1. Register Map

ADD	NAME	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
00	SYS_SET	R/W	RESERVED	RESERVED		DIS_TIME	SS_CURRENT[1:0]	REFRESH		I <sup>2</sup> C_ON	
01	ILIM_HEAT	R/W	ENILIM_HEAT	RESERVED		ILIM_HEAT_SET[5:0]					
02	ILIM_COOL	R/W	ENILIM_COOL	RESERVED		ILIM_COOL_SET[5:0]					
03	VLIM_HEAT	R/W	ENVLIM_HEAT	VIN OVP		VLIM_HEAT_SET[5:0]					
04	VLIM_COOL	R/W	ENVLIM_COOL	RESERVED		VLIM_COOL_SET[5:0]					
05	ILIM	R/W	LDO_ILIM_HEAT[1:0]		LDO_ILIM_COOL[1:0]	BUCK_ILIM_HEAT[1:0]	BUCK_ILIM_COOL[1:0]				
06	ADDR	R	SLAVE_ADDRESS[6:0]							RESERVED	
07	IMON	R	TEC CURRENT MONITOR[7:0]								
08	VTEC	R	TEC VOLTAGE MONITOR[7:0]								
09	STATUS	R	MODE[1:0]		VLIM	ILIM	PWOR	RESERVED	OT	OTW	
0A	ID	R	VENDOR_ID[3:0]				VERSION_ID[3:0]				

Table 2. Register Default Values

ADD	NAME	R/W	D7	D6	D5	D4	D3	D2	D1	D0
00	SYS_SET	R/W	0	0	0	1	0	0	0	1
01	ILIM_HEAT	R/W	1	0	1	0	0	1	1	0
02	ILIM_COOL	R/W	1	0	1	0	0	1	1	0
03	VLIM_HEAT	R/W	1	1	0	1	1	1	0	0
04	VLIM_COOL	R/W	1	0	0	1	1	1	0	0
05	ILIM	R/W	0	0	0	0	0	0	0	0
06	ADDR	R	1	1	0	0	0	1	0	0
07	IMON	R	NA	NA	NA	NA	NA	NA	NA	NA
08	VTEC	R	NA	NA	NA	NA	NA	NA	NA	NA
09	STATUS	R	NA	NA	NA	NA	NA	NA	NA	NA
0A	ID	R	0	0	0	1	0	0	0	0

## ILIM TABLE

Table 3. I<sub>LIM</sub> Selection Table (D[5:0] in REG01 and REG02), Default = 1482mA

D[5:0]	I <sub>LIM</sub> (mA)	D[5:0]	I <sub>LIM</sub> (mA)	D[5:0]	I <sub>LIM</sub> (mA)	D[5:0]	I <sub>LIM</sub> (mA)
00 0000	0	01 0000	624	10 0000	1248	11 0000	1872
00 0001	39	01 0001	663	10 0001	1287	11 0001	1911
00 0010	78	01 0010	702	10 0010	1326	11 0010	1950
00 0011	117	01 0011	741	10 0011	1365	11 0011	1989
00 0100	156	01 0100	780	10 0100	1404	11 0100	2028
00 0101	195	01 0101	819	10 0101	1443	11 0101	Reserved
00 0110	234	01 0110	858	<b>10 0110</b>	<b>1482</b>	11 0110	Reserved
00 0111	273	01 0111	897	10 0111	1521	11 0111	Reserved
00 1000	312	01 1000	936	10 1000	1560	11 1000	Reserved
00 1001	351	01 1001	975	10 1001	1599	11 1001	Reserved
00 1010	390	01 1010	1014	10 1010	1638	11 1010	Reserved
00 1011	429	01 1011	1053	10 1011	1677	11 1011	Reserved
00 1100	468	01 1100	1092	10 1100	1716	11 1100	Reserved
00 1101	507	01 1101	1131	10 1101	1755	11 1101	Reserved
00 1110	546	01 1110	1170	10 1110	1794	11 1110	Reserved
00 1111	585	01 1111	1209	10 1111	1833	11 1111	Reserved

## VLIM TABLE

Table 4. V<sub>LIM</sub> Table (D[5:0] in REG03 and REG04), Default = 2732.8mV

D[5:0]	V <sub>LIM</sub> (mV)	D[5:0]	V <sub>LIM</sub> (mV)	D[5:0]	V <sub>LIM</sub> (mV)	D[5:0]	V <sub>LIM</sub> (mV)
00 0000	0	01 0000	1561.6	10 0000	3123.2	11 0000	4684.8
00 0001	97.6	01 0001	1659.2	10 0001	3220.8	11 0001	4782.4
00 0010	195.2	01 0010	1756.8	10 0010	3318.4	11 0010	4880
00 0011	292.8	01 0011	1854.4	10 0011	3416	11 0011	4977.6
00 0100	390.4	01 0100	1952	10 0100	3513.6	11 0100	5075.2
00 0101	488	01 0101	2049.6	10 0101	3611.2	11 0101	5172.8
00 0110	585.6	01 0110	2147.2	10 0110	3708.8	11 0110	5270.4
00 0111	683.2	01 0111	2244.8	10 0111	3806.4	11 0111	5368
00 1000	780.8	01 1000	2342.4	10 1000	3904	11 1000	5465.6
00 1001	878.4	01 1001	2440	10 1001	4001.6	11 1001	5563.2
00 1010	976	01 1010	2537.6	10 1010	4099.2	11 1010	Reserved
00 1011	1073.6	01 1011	2635.2	10 1011	4196.8	11 1011	Reserved
00 1100	1171.2	<b>01 1100</b>	<b>2732.8</b>	10 1100	4294.4	11 1100	Reserved
00 1101	1268.8	01 1101	2830.4	10 1101	4392	11 1101	Reserved
00 1110	1366.4	01 1110	2928	10 1110	4489.6	11 1110	Reserved
00 1111	1464	01 1111	3025.6	10 1111	4587.2	11 1111	Reserved

## REGISTER DESCRIPTIONS

All registers are 8-bit and individual bits are named from D[0] for LSB to D[7] for MSB.

R/W: Read/Write bit(s).

R: Read only bit(s).

PORV: Power-On-Reset Value.

n: Parameter code represented by the bits in unsigned binary number format.

I<sup>2</sup>C Slave Address: 0x62.

### REG00 (Device Control)

Register address: 0x00; R/W

PORV = 00010001

Table 5. REG00 Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	Reserved	Reserved.	0	R/W
D[6:5]	Reserved	Reserved.	00	R/W
D[4]	DIS_TIME	Discharge Time Set Bit. 0 = 60ms 1 = 30ms (default)	1	R/W
D[3:2]	SS_CURRENT[1:0]	Sets the Second Soft-Start Current. 00 = 1x (default) 01 = 2x 10 = 4x 11 = 8x	00	R/W
D[1]	REFRESH	Refresh Status Bits. (automatically resets to 0 after writing 1 on it) 0 = Disable (default) 1 = Enable (release all latched status bits) REFRESH should be set to 1 after either of the following states changes from low to high. (EN, SD, ENILIM_HEAT, ENILIM_COOL, ENVLIM_HEAT, ENVLIM_COOL)	0	R/W
D[0]	I <sup>2</sup> C_ON	Power Stage Enable Control Bit. 0 = Disable power stage 1 = Enable power stage (default)	1	R/W

### REG01 (TEC Heating Mode Current Limiting Parameters)

Register address: 0x01; R/W

PORV = 10100110

Table 6. REG01 Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	ENILIM_HEAT	TEC Current Limit in Heating Mode. 0 = Disable 1 = Enable (default)	1	R/W
D[6]	RESERVED	Reserved.	0	R/W
D[5:0]	ILIM_HEAT_SET[5:0]	Sets the TEC Current Limit for the Heating Mode. See Table 3.	100110	R/W

### REG02 (TEC Cooling Mode Current Limiting Parameters)

Register address: 0x02; R/W

PORV = 10100110

Table 7. REG02 Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	ENILIM_COOL	TEC Current Limit in Cooling Mode. 0 = Disable 1 = Enable (default)	1	R/W
D[6]	RESERVED	Reserved.	0	R/W
D[5:0]	ILIM_COOL_SET[5:0]	Sets the TEC Current Limit for the Cooling Mode. See Table 3.	100110	R/W

**REGISTER DESCRIPTION (continued)****REG03 (TEC Heating Mode Voltage Limiting Parameters and VIN OVP Enable Control)**

Register address: 0x03; R/W

PORV = 11011100

**Table 8. REG03 Details**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	ENVLIM_HEAT	TEC Voltage Limit Setting in Heating Mode. 0 = Disable 1 = Enable (default)	1	R/W
D[6]	VIN OVP	0 = Disable VIN OVP function 1 = Enable VIN OVP function (default)	1	R/W
D[5:0]	VLIM_HEAT_SET[5:0]	Sets the TEC Voltage Limit for the Heating Mode. See Table 4.	011100	R/W

**REG04 (TEC Cooling Mode Voltage Limiting Parameters)**

Register address: 0x04; R/W

PORV = 10011100

**Table 9. REG04 Details**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7]	ENVLIM_COOL	TEC Voltage Limit Setting in Cooling Mode. 0 = Disable 1 = Enable (default)	1	R/W
D[6]	RESERVED	Reserved.	0	R/W
D[5:0]	VLIM_COOL_SET[5:0]	Sets the TEC Voltage Limit for the Cooling Mode. See Table 4.	011100	R/W

**REG05 (LDO Secondary Current Limits and Buck Current Limit Settings)**

Register address: 0x05; R/W

PORV = 00000000

**Table 10. REG05 Details**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:6]	LDO_ILIM_HEAT[1:0]	Sets the Secondary Current Limit of the LDO in Heating Mode. If this OCP occurs, the device will enter hiccup protection. 00 = 2A (default) 01 = 2.5A 10 = 3A 11 = 3.5A	00	R/W
D[5:4]	LDO_ILIM_COOL[1:0]	Sets the Secondary Current Limit of the LDO in Cooling Mode. If this OCP occurs, the device will enter hiccup protection. 00 = 2A (default) 01 = 2.5A 10 = 3A 11 = 3.5A	00	R/W
D[3:2]	BUCK_ILIM_HEAT[1:0]	Sets the Current Limit of the Buck in Heating Mode. If this OCP occurs, the device will enter hiccup protection. 00 = 2.5A (default) 01 = 3A 10 = 3.5A 11 = 4A	00	R/W
D[1:0]	BUCK_ILIM_COOL[1:0]	Sets the Current Limit of the Buck in Cooling Mode. If this OCP occurs, the device will enter hiccup protection. 00 = 2.5A (default) 01 = 3A 10 = 3.5A 11 = 4A	00	R/W

**REGISTER DESCRIPTION (continued)****REG06 (Read Slave Address)**

Register address: 0x62; Read only

PORV = NA

Table 11. REG06 Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:1]	SLAVE_ADDRESS[6:0]	I <sup>2</sup> C Slave Address.	NA	R
D[0]	RESERVED	Reserved.	NA	R

**REG07 IMON**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	TEC CURRENT MONITOR[7:0]	This byte signifies the LDO current, which is tracked and measured by an 8-bit ADC. At a current level of 0A, the corresponding byte value is 128 (1000 0000). In cooling mode, as the current increases, the byte value also rises. However, in heating mode, the byte value declines even when the current is on the rise.	NA	R

**REG08 VTEC**

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:0]	TEC VOLTAGE MONITOR[7:0]	This byte signifies the LDO voltage, which is tracked and measured by an 8-bit ADC. At a voltage level of 0V, the corresponding byte value is 128 (1000 0000). In cooling mode, as the voltage increases, the byte value also rises. However, in heating mode, the byte value declines even when the voltage is on the rise.	NA	R

**REG09 (Status Bits)**

Register address: 0x09; Read only

PORV = NA

Table 12. REG09 Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE
D[7:6]	MODE[1:0]	These Bits Report Heating or Cooling Operation Mode Status. 00 = Near cooling/heating boundary. 01 = Cooling mode. 10 = Heating mode. 11 = Reserved.	NA	R
D[5]	VLIM	TEC Voltage Status Bit. Latches if goes to 1 and is released by setting the REFRESH bit. 0 = TEC voltage is normal. 1 = TEC voltage has reached to a TEC voltage limit (set by I <sup>2</sup> C).	NA	R
D[4]	ILIM	TEC Current Status Bit. Latches if goes to 1 and is released by setting the REFRESH bit. 0 = TEC current is normal. 1 = TEC current has reached to a TEC current limit (set by I <sup>2</sup> C).	NA	R
D[3]	PWOR	Power Stage Status Bit. 0 = Power stage is disabled. 1 = Power stage is active.	NA	R
D[2]	RESERVED	Reserved.	NA	R
D[1]	OT	Over-Temperature Status Bit. Latches if goes to 1 and is released by setting the REFRESH bit. 0 = Die is operating below the over-temperature limit. 1 = Die over-temperature has occurred.	NA	R
D[0]	OTW	Over-Temperature Warning Bit. Latches if goes to 1 and is released by setting the REFRESH bit. 0 = Die temperature is below the warning threshold limit. 1 = Die temperature has exceeded the warning threshold (120°C).	NA	R

**REGISTER DESCRIPTION (continued)****REG0A (Vendor and Version Data)**

Register address: 0x0A; Read only

PORV = 00010000

**Table 13. REG0A Details**

<b>BITS</b>	<b>BIT NAME</b>	<b>DESCRIPTION</b>	<b>PORV</b>	<b>TYPE</b>
D[7:4]	VENDOR_ID[3:0]	Vendor ID.	0001	R
D[3:0]	VERSION_ID[3:0]	Version ID.	0000	R

**DETAILED DESCRIPTION**

The SGM41296S0 is a compact monolithic I<sup>2</sup>C programmable driver with built-in power MOSFETs for powering a thermoelectric cooling device (TEC). It can provide 1.5A continuous current from a 2.7V to 5.5V input supply. The TEC voltage is controlled with a linear relationship to the analog input (CTL) that is typically received from a compensator in a temperature control loop to regulate the TEC temperature.

Some features such as TEC voltage or current limits can be changed on the fly by the host by the 400kHz I<sup>2</sup>C interface. With the minimal external components and packed in a tiny TQFN package, the SGM41296S0 is an ideal solution for high density designs. Several protective features such as, soft-start, over-current, over-voltage and over-temperature are also provided.

**Control of the TEC Voltage**

A thermoelectric cooler is a heat pump that transfers the heat between its two surfaces depending on its voltage polarity. The TEC terminals are placed between the linear regulator (LDO) output (VOL) and the PWM regulator (synchronous Buck) output. The Buck output voltage is sensed by VOS pin. The Buck external inductor is placed between the switching node (SW) and the TEC terminal that is connected to VOS. So, the TEC bipolar voltage is V<sub>TEC</sub> = V<sub>VOL</sub> - V<sub>VOS</sub>. Both LDO and Buck outputs can sink or source current up to 1.5A. V<sub>TEC</sub> is controlled to have a linear relation with the V<sub>CTL</sub> input but is limited to the lower of V<sub>IN</sub> and V<sub>LIM</sub> as shown in Figure 4.




Figure 4. V<sub>TEC</sub> Linear Relationship with V<sub>CTL</sub>

In the linear region, the TEC voltage is expressed as:

$$V_{TEC} = -5 \times (V_{CTL} - 1.25V)$$

The terminal voltages themselves (V<sub>VOL</sub> and V<sub>VOS</sub>) are also limited to the V<sub>IN</sub> and V<sub>LIM</sub> and are given by:

$$V_{VOL} = V_{MID} - 20 \times (V_{CTL} - 1.25V)$$

$$V_{VOS} = V_{VOL} + 5 \times (V_{CTL} - 1.25V)$$

where V<sub>MID</sub> is 1.5V.

**TEC Current Monitor**

The SGM41296S0 can monitor the TEC current, the ITEC pin will output a voltage proportional to the TEC current. If V<sub>ITEC</sub> is the ITEC pin voltage in current monitoring:

$$V_{ITEC} = 1.25V + 0.5 \times I_{OUT} (A); \text{ when cooling}$$

$$V_{ITEC} = 1.25V - 0.5 \times I_{OUT} (A); \text{ when heating}$$

SGM41296S0 also conveys the TEC current information through an internal 8-bit ADC, which can be accessed via I<sup>2</sup>C. While the 8-bit ADC is simpler to use compared to the ITEC voltage.

The TEC current (ITEC) can be calculated using the following formula:

$$I_{TEC} = ABS(20mA \times (128 - DEC(IMOND[7:0])))$$

ITEC is always a positive value, and its direction is determined by Heating or Cooling Operation Mode Status.

**TEC Voltage Monitor**

SGM41296S0 conveys the TEC voltage information through an internal 8-bit ADC, which can be accessed via I<sup>2</sup>C. The TEC voltage (VTEC) can be calculated using the following formula:

$$V_{TEC} = ABS(50mV \times (128 - DEC(VTECD[7:0])))$$

Same as the ITEC, VTEC is always a positive value, and its direction is determined by Heating or Cooling Operation Mode Status.

**Internal Voltage Reference**

The SGM41296S0 has an integrated 2.5V reference voltage with 0.84% accuracy. If V<sub>IN</sub> > 2.7V, the V<sub>REF</sub> voltage is fixed and will not be affected by the EN or SD input or the I<sup>2</sup>C registers.

**Power Stage**

A hybrid H-bridge power driver with a linear LDO leg and a switching Buck leg is integrated in this device to drive the TEC. The power stage turns on if:

- V<sub>IN</sub> is above UVLO level. EN is high. SD is high. I<sup>2</sup>C\_ON bit = 1.

**Enable Pin (EN)**

Pulling up the enable pin (EN) above 1.2V enables the device if the other conditions such as V<sub>IN</sub> > 2.6V (UVLO) are valid. After enabling the device, first any TEC bias voltage will be discharged to zero by the internal discharge paths and then the VOL and VOS outputs will start to ramp up. EN pin has an internal 0.35µA pull-down current source, so if it is left floating, it will be pulled low and the device will be disabled.

DETAILED DESCRIPTION (continued)

Shutdown Pin (SD)

The SD pin will disable and shut down the device if it is pulled low. It has an internal 1.5MΩ pull-down resistor. If it is pulled up, the device will turn on after a 30ms delay.

Soft-Start Procedure

To avoid input over-current during power-up or  $V_{TEC}$  overshoots after enabling the power stage, a three-step soft-start process is implemented in the device as shown in Figure 5. After discharging the VOL and VOS (step1), they first ramp up together towards the  $V_{MID}$  level (step 2) and then ramp separately (step 3) such that the TEC voltage ( $V_{TEC} = V_{VOL} - V_{VOS}$ ) ramps up with a controlled slew rate. In the first step, both VOL and VOS outputs are discharged with internal 500Ω pull-down resistive paths for a short discharge time to make sure there is no voltage on the TEC. After confirming that the VOL and VOS are discharged and both are below 0.4V, the second step (1<sup>st</sup> start-up) begins, otherwise the discharge step will repeat with the same period. In the 1<sup>st</sup> start-up (second step), the LDO and Buck are turned on and the VOL and VOS rise together until they reach the  $V_{MID}$  level. At this point, the 2<sup>nd</sup> start-up (third step) begins and the VOL and VOS are separately controlled such that  $V_{TEC} = V_{VOL} - V_{VOS}$  ramps up towards its regulation target. The total start-up time (1<sup>st</sup> + 2<sup>nd</sup>) is set by I<sup>2</sup>C in REG00 D[3:2]. The 2<sup>nd</sup> start-up time is almost 8/19 of the total.




Figure 5. Three-Step Soft-Start of the Power Stage

TEC Voltage Limit Protection

To avoid TEC over-voltage risks, voltage limit protections are provided for both cooling and heating operations. These limits can be programmed by the I<sup>2</sup>C

host. If the  $V_{TEC}$  reaches any of these limits, the Buck output (VOS) will not follow the  $V_{CTL}$  anymore and  $V_{TEC}$  will be regulated to its limit value as shown in Figure 6. The TEC heating and cooling voltage limits are set in VLIM\_HEAT\_SET[5:0] and VLIM\_COOL\_SET[5:0] bits in REG03 and REG04, respectively. These voltage limits can be set between 97.6mV and 5.5V in 97.6mV steps. Due to the bipolar driving, a secondary over-voltage limit, which is 1V higher than the first voltage limit, is considered to protect the TEC from any fatal over-voltage caused by a short between one terminal and GND or VIN. If a secondary over-voltage is detected, the switching will stop immediately and the device enters into hiccup mode as shown in Figure 7.




Figure 6. Primary TEC Voltage Limit Protection




Figure 7. Secondary Voltage Limit Protection Hiccup

DETAILED DESCRIPTION (continued)

TEC Current limit

The SGM41296S0 includes I<sup>2</sup>C programmable current limit protections with no need for external components. If LDO (VOL) reaches to its 1<sup>st</sup> current limit, the VOL is kept at the same level and VOS is limited to the 1<sup>st</sup> current limit too. If the LDO reaches to its 2<sup>nd</sup> current limit (like a short), the power stage is turned off immediately and goes to the hiccup mode.

If the Buck (VOS) output reaches to its current limit, the power stage will enter hiccup mode after a 200µs confirmation delay.

The REG01 (ILIM\_HEAT\_SET[5:0] bits) and REG02 (ILIM\_COOL\_SET[5:0] bits) I<sup>2</sup>C registers can be set the TEC 1<sup>st</sup> current limit levels for heating and cooling modes respectively. These current limits can be set from 39mA to 2.028A in 39mA steps. Note that if the TEC current limit is set to 39mA, the TEC voltage must be 78mV or higher for current limit. When the TEC is in current limit status, the Buck output voltage (VOS) is determined by the limit current and is not controlled by V<sub>CTL</sub>.

To protect the individual power output pins, secondary heating and cooling current limits for the LDO and independent heating and cooling current limits for the Buck are also considered that each can be set to one of the 4 available choices by I<sup>2</sup>C (REG05).

VOL has two current limit levels. If the VOL current ramps up and reaches to its 1<sup>st</sup> current limit, the VOL voltage will not be changed but VOS output voltage will be regulated such that the V<sub>TEC</sub> voltage is not increased in order to keep the TEC current limited to the 1<sup>st</sup> limit as shown in Figure 8.




Figure 8. Primary Current Limit Protection (1<sup>st</sup> Limit)

If a large LDO over-current fault such as a short to VIN or GND occurs, the VOL current ramps up very quickly and exceeds the 2<sup>nd</sup> current limit. This event turns the power stage off immediately and starts hiccup mode as shown in Figure 9.




Figure 9. Secondary Current Limit Protection (2<sup>nd</sup> Limit)

The Buck (VOS) output is protected by one current limit level and if it occurs, the device will recover automatically if the fault clears within a 200µs confirmation window. Otherwise the hiccup protection will start with 30ms cycle time.

Hiccup Protection

Hiccup feature is added to the SGM41296S0 for full protection against various risk conditions. Hiccup starts if any of the following critical faults occur:

- LDO output exceeds its 2<sup>nd</sup> current limit.
- Buck output exceeds its current limit.
- V<sub>TEC</sub> voltage exceeds its 2<sup>nd</sup> voltage limit.

In the first cycle of the hiccup mode, the power stage is disabled and VOL and VOS outputs are pulled down through the internal passive discharge paths. The discharge paths are always on. At the end of the cycle window, V<sub>VOL</sub> and V<sub>VOS</sub> are measured and if either of them is above 0.4V, a new cycle hiccup cycle will start. Existence of such voltage means that some residual energy or a fault is still present like a short to VIN. This feature prevents turn-on when one or both outputs are still in fault condition.

**DETAILED DESCRIPTION (continued)**


If both outputs are measured below 0.4V, a 1ms detection window will start in which the power stage is enabled to regulate both VOL and VOS to 0.4V. If there is no short from the outputs to GND and no over-current is detected, a new soft-start cycle will initiate after the 1ms period, otherwise a new 15ms hiccup cycle begins.

**VIN Over-Voltage Protection**

If the  $V_{IN}$  exceeds 5.9V, the VOL and VOS outputs are turned off and start to discharge. If  $V_{IN}$  drops below 5.6V, a new soft-start cycle begins.

**Over-Temperature Protection**

The device shuts down if the junction temperature exceeds the +160°C shutdown threshold and recovers automatically if  $T_j$  falls below the recovery threshold.



**Figure 10. Hiccup Mode Protection**

## I<sup>2</sup>C INTERFACE

The SGM41296S0 is a highly flexible device thanks to the I<sup>2</sup>C interface and the ability to read or modify the parameters stored in its 9 8-bit registers. All registers are accessible if  $V_{IN}$  is above minimum, regardless of the EN and SD pins statuses.

### I<sup>2</sup>C Slave Address

The SGM41296S0 is an I<sup>2</sup>C slave device. The I<sup>2</sup>C address is 0x62.

### I<sup>2</sup>C Soft-Start Current Setting

Four choices of 1× (default), 2×, 4×, or 8× (default) are available for the soft-start charge current. They can be selected by writing to the REG00 (SS\_CURRENT[1:0] bits).

### REFRESH Bit

The REFRESH bit in the REG00 D[1] is provided to acknowledge and clear the status bits that are latched after an event. Setting this bit to high will erase the latched status and makes them ready for a new detection. REFRESH automatically resets to prepare for the next refreshing write.

### Power Stage Control by I<sup>2</sup>C

The I<sup>2</sup>C\_ON bit in the REG00 can control the power stage similar to the EN and SD pins. Write 0 to I<sup>2</sup>C\_ON bit for turn off or 1 to turn on. The power stage can turn on if I<sup>2</sup>C\_ON bit and EN, SD pins are all high.

### TEC Current and Voltage Limit Setting by I<sup>2</sup>C

The TEC heating and cooling current limits can be set by REG01 (ILIM\_HEAT\_SET[5:0] bits) and REG02 (ILIM\_COOL\_SET[5:0] bits) respectively. A current limit function is activated if the corresponding current limit enable bit in REG01 (ENILIM\_HEAT bit) or REG02 (ENILIM\_COOL bit) is set to 1.

Similarly, the TEC heating and cooling voltage limits can be set by REG03 (VLIM\_HEAT\_SET[5:0] bits) and REG04 (VLIM\_COOL\_SET[5:0] bits) respectively. A voltage limit function is activated if the corresponding voltage limit enable bit in REG03 (ENVLIM\_HEAT bit) or REG04 (ENVLIM\_COOL bit) is set to 1.

If the TEC current or voltage exceeds these limits, the Buck voltage ( $V_{OS}$ ) will be adjusted to satisfy the limit

and is not controlled by CTL pin anymore. This feature protects the TEC from the device by limiting the delivered current and voltage.

### Secondary Current and Voltage Limits

The secondary heating and cooling current limits for the LDO and Buck are set by LDO\_ILIM\_HEAT[1:0], LDO\_ILIM\_COOL[1:0], BUCK\_ILIM\_HEAT[1:0] and BUCK\_ILIM\_COOL[1:0] bits in REG05. If an output short occurs, the internal MOSFET current rises fast and initiates the secondary current limit protection by entering hiccup mode.

### Status Bits

REG09 is a status register that indicates the TEC operation status.

The MODE[1:0] bits indicate the real-time status of heating (10) or cooling (01) mode. If MODE[1:0] = 00, the TEC is operating near the cooling/heating boundary.

The VLIM bit in the REG09 D[5] is set if a voltage limit event occurs. It is latched to 1 even if the VLIM status is cleared. The latch can be removed by the REFRESH bit in REG00. The REFRESH bit is default 0 and when it is set to 1, it will refresh the status bits and then returns to 0 automatically.

The ILIM bit in the REG09 D[4] is set if a current limit event occurs. This bit is latched if ILIM bit changes from 0 to 1. The latch can be removed by the REFRESH bit.

The PWOR bit in the REG09 D[3] is updated in real-time status. It is set to 1 when the power stage is operating normal. It will be latched to 0 in the following cases:

- During hiccup until the end of soft-start 1<sup>st</sup> stage.
- When EN or SD or I<sup>2</sup>C\_ON is low.
- In over-temperature shutdown status.
- Before soft-start 1<sup>st</sup> stage ends in a normal start-up.

The OT bit in the REG09 D[1] is latched to 1 if a junction over-temperature occurs. The latch can be removed by the REFRESH bit.

The OTW bit in the REG09 D[0] is latched to 1 if the junction over-temperature warning threshold is exceeded. The latch can be removed by the REFRESH bit.

## APPLICATION INFORMATION

### Inductor

A 1μH to 2.2μH inductor works well in most applications with the  $f_{SW} = 1\text{MHz}$  switching frequency. Use Equation 1 for calculating the inductance needed.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}} \quad (1)$$

where  $\Delta I_L$  is the inductor ripple current. It is typically chosen to be approximately 35% of the full load current. The maximum peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2} \quad (2)$$

Choose an inductor with 20mΩ or lower DC resistance for better efficiency. Avoid unshielded inductors to minimize magnetic interference.

### Input Capacitor

The Buck converter input current is discontinuous and a capacitor is needed to provide the AC current. Low ESR and stable ceramic capacitors with X5R or X7R dielectrics are recommended. For most designs, a 10μF ceramic capacitor works well. The capacitor ripple current rating should be high enough to provide the large input switching ripples. The RMS current can be estimated from Equation 3 in CCM mode:

$$I_{CIN,RMS} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (3)$$

The worst case occurs at  $V_{IN} = 2 \times V_{OUT}$ :

$$I_{CIN,RMS} \approx \frac{I_{LOAD}}{2} \quad (4)$$

Choose a capacitor with an RMS current rating higher than half DC load current. If an electrolytic or tantalum capacitor is used, parallel a high quality 0.1μF ceramic capacitor close to the device. The total effective capacitance should be large enough such that the input ripple remains small (to keep the output regulated). The ripple can be estimated from Equation 5 in CCM mode:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (5)$$

### Output Capacitor

Low ESR ceramic capacitors are recommended for the Buck output capacitor to stabilize the DC voltage and

minimize the output voltage ripple. The output ripple can be estimated from Equation 6 in CCM mode:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(\text{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right) \quad (6)$$

where  $C_{OUT}$  is the output capacitance, L is the inductor value, and ESR is the equivalent series resistance of the output capacitor(s).

If ceramic capacitors are used, ESR can be ignored at the switching frequency, so:

$$\Delta V_{OUT} \approx \frac{V_{OUT}}{8 \times L \times C_{OUT} \times f_{SW}^2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (7)$$

If a tantalum or electrolytic capacitor is used, the ESR dominates the capacitor impedance at the switching frequency and for simplification, the output ripple can be approximated by Equation 8:

$$\Delta V_{OUT} \approx \frac{V_{OUT}}{L \times f_{SW}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \text{ESR} \quad (8)$$

Regulation system stability is affected by  $C_{OUT}$  characteristics.

For the linear LDO output, use a 0.1μF to 1μF capacitor.

### Selecting the Soft-Start (SS) Capacitor

The SGM41296S0 features a two-stage soft-start (SS) process designed to decrease VTEC overshoot. SS current is set by the SS\_CURRENT[1:0] in the REG00. When the SS current is configured to 1× via I<sup>2</sup>C, the typical SS current is 3μA. The duration of the first stage can be determined using Equation 9:

$$t_{SS\_1} = \frac{V_{MID} \times C_{SS}}{I_{SS}} \quad (9)$$

Where  $V_{MID}$  is 1.5V, and  $I_{SS}$  is set by I<sup>2</sup>C.

For the second stage, the SS time is calculated using Equation 10:

$$t_{SS\_2} = \frac{(1.25V - V_{CTL}) \times C_{SS}}{I_{SS}} \quad (10)$$

Where  $V_{CTL}$  is the CTL voltage, and  $I_{SS}$  is typically 3μA with a 1× SS current. For most applications, a 0.1μF soft-start capacitor is generally recommended.

**APPLICATION INFORMATION (continued)**

**PCB Layout**

PCB layout has a significant impact on the performance of the switching power supplies. Follow the rules given below for designing a PCB for SGM41296S0.

- Place the input capacitor close to the device with the shortest possible connection traces.
- Connect the device PGND to the PCB ground plane right at the GND pin.

- Keep the switching node (SW) trace away from the feedback network and short.
- Keep VOS sensing trace as short as possible and away from the inductor and specifically do not boarder or enclose the inductor by this trace.

**REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Original to REV.A (MAY 2026)</b>	<b>Page</b>
Changed from product preview to production data.....	All


# PACKAGE INFORMATION

## PACKAGE OUTLINE DIMENSIONS


### TQFN-2×3-16L





**TOP VIEW**



**BOTTOM VIEW**



**SIDE VIEW**




**RECOMMENDED LAND PATTERN (Unit: mm)**

Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	0.800	0.850	0.900
A1	-	-	0.050
A2	0.203 REF		
D	1.950	2.000	2.050
E	2.950	3.000	3.050
b	0.150	0.200	0.250
e	0.400 BSC		
L1	0.850	0.900	0.950
L2	0.450	0.500	0.550


NOTE: This drawing is subject to change without notice.

**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS**



**TAPE DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.


**KEY PARAMETER LIST OF TAPE AND REEL**

ORDERING NUMBER	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-2×3-16L	7"	9.5	2.30	3.30	1.10	4.0	4.0	2.0	8.0	Q1

DD0001

# PACKAGE INFORMATION

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

D00002