

SGM41012 Battery Protection IC for 1-Cell Pack

GENERAL DESCRIPTION

The SGM41012 family are battery protection ICs for Li-lon/polymer rechargeable batteries, including the high-accuracy voltage detection circuits and the delay circuits. The device is designed to protect 1-cell Li-lon/polymer rechargeable battery pack against overcharge, over-discharge and over-current.

The SGM41012 uses an external over-current detection resistor to achieve high-accuracy over-current protection with less effect from temperature change.

The SGM41012 is available in Green XTDFN-1.4 \times 1.4-6L and UTDFN-1.4 \times 1.8-6L packages. It can operate in the -40 $^{\circ}$ C to +85 $^{\circ}$ C ambient temperature range.

APPLICATIONS

Li-lon Rechargeable Battery Pack
Lithium Polymer Rechargeable Battery Pack

TYPICAL APPLICATION




Figure 1. Typical Application Circuit

FEATURES

- High-Accuracy Voltage Detection Circuit
 - Over-Charge Detection Voltage:
 4.1V to 5.0V (5mV Step), Accuracy: ±15mV
 - Over-Charge Hysteresis Voltage:
 150mV or 200mV, Accuracy: ±40mV
 - Over-Discharge Detection Voltage:
 2.35V to 2.8V (50mV Step), Accuracy: ±35mV
 - Over-Discharge Hysteresis Voltage: 250mV or 300mV, Accuracy: ±35mV
 - Discharge Over-Current Detection Voltage 1: 3mV to 55mV (0.25mV Step),

Accuracy: ±0.75mV

- Discharge Over-Current Detection Voltage 2:
 6mV to 55mV (0.5mV Step), Accuracy: ±2mV
- Load Short-Circuiting Detection Voltage:
 20mV to 100mV (1mV Step), Accuracy: ±4mV
- Charge Over-Current Detection Voltage: -55mV to -3mV (0.25mV Step),
 Accuracy: ±0.75mV
- Detection Delay Times are Generated Only by an Internal Circuit (No External Capacitors Required)
- Discharge Over-Current Control Function
- Low Voltage Battery Charge Permission Voltage:
 0V, 0.9V, 1.2V, 1.5V
- Output Available during Power-On
- High-Withstand Voltage
 - VM and CO Pins: Absolute Maximum Rating -28V
- Operating Temperature Range: -40℃ to +85℃
- Low Current Consumption
 - During Operation: 2.1µA (TYP) (T_J = +25°C)
 - After Over-Discharge: 0.35µA (TYP) (T₁ = +25°C)
- Available in Green XTDFN-1.4×1.4-6L and UTDFN-1.4×1.8-6L Packages



PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
COM44042AA	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AAYUHE6G/TR	1GG XXX	Tape and Reel, 3000
SGM41012AA	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AAYXHF6G/TR	1GH XXX	Tape and Reel, 3000
SCM44042AB	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ABYUHE6G/TR	1V2 XXX	Tape and Reel, 3000
SGM41012AB	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ABYXHF6G/TR	1V3 XXX	Tape and Reel, 3000
SCM44042AC	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ACYUHE6G/TR	1V4 XXX	Tape and Reel, 3000
SGM41012AC	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ACYXHF6G/TR	1V5 XXX	Tape and Reel, 3000
SCM41012AD	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ADYUHE6G/TR	1V6 XXX	Tape and Reel, 3000
SGM41012AD	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ADYXHF6G/TR	1V7 XXX	Tape and Reel, 3000
SCM41012AF	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AEYUHE6G/TR	2QP XXX	Tape and Reel, 3000
SGM41012AE	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AEYXHF6G/TR	2R4 XXX	Tape and Reel, 3000
COM44042AF	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AFYUHE6G/TR	2QQ XXX	Tape and Reel, 3000
SGM41012AF	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AFYXHF6G/TR	2R5 XXX	Tape and Reel, 3000
00111101010	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AGYUHE6G/TR	2QR XXX	Tape and Reel, 3000
SGM41012AG	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AGYXHF6G/TR	2R6 XXX	Tape and Reel, 3000
CCM44042ALI	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AHYUHE6G/TR	2QS XXX	Tape and Reel, 3000
SGM41012AH	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AHYXHF6G/TR	2R7 XXX	Tape and Reel, 3000
SCM44042A I	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AJYUHE6G/TR	2QT XXX	Tape and Reel, 3000
SGM41012AJ	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AJYXHF6G/TR	2R8 XXX	Tape and Reel, 3000
SCM41012AV	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AKYUHE6G/TR	2QU XXX	Tape and Reel, 3000
SGM41012AK	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AKYXHF6G/TR	2R9 XXX	Tape and Reel, 3000
CCN44040A1	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ALYUHE6G/TR	2QV XXX	Tape and Reel, 3000
SGM41012AL	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ALYXHF6G/TR	2RA XXX	Tape and Reel, 3000
CCM44040AM	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AMYUHE6G/TR	2QW XXX	Tape and Reel, 3000
SGM41012AM	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AMYXHF6G/TR	2RB XXX	Tape and Reel, 3000
SGM41012AN	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ANYUHE6G/TR	2QX XXX	Tape and Reel, 3000
OGIVI II TUTZAN	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ANYXHF6G/TR	2RC XXX	Tape and Reel, 3000


SGM41012

Battery Protection IC for 1-Cell Pack

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41012AP	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012APYUHE6G/TR	2QY XXX	Tape and Reel, 3000
30W41012AF	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012APYXHF6G/TR	2RD XXX	Tape and Reel, 3000
SGM41012AR	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ARYUHE6G/TR	2QZ XXX	Tape and Reel, 3000
3GW41012AK	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ARYXHF6G/TR	2RE XXX	Tape and Reel, 3000
SGM41012AS	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ASYUHE6G/TR	2R0 XXX	Tape and Reel, 3000
3GW41012A3	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ASYXHF6G/TR	2RF XXX	Tape and Reel, 3000
SGM41012AT	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012ATYUHE6G/TR	2R1 XXX	Tape and Reel, 3000
3GIVI4 1012A1	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012ATYXHF6G/TR	2RG XXX	Tape and Reel, 3000
SGM41012AU	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AUYUHE6G/TR	2R2 XXX	Tape and Reel, 3000
3GW41012A0	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AUYXHF6G/TR	2RH XXX	Tape and Reel, 3000
SGM41012AX	UTDFN-1.4×1.8-6L	-40°C to +85°C	SGM41012AXYUHE6G/TR	2R3 XXX	Tape and Reel, 3000
3GIVI4 IU IZAX	XTDFN-1.4×1.4-6L	-40°C to +85°C	SGM41012AXYXHF6G/TR	2RI XXX	Tape and Reel, 3000

MARKING INFORMATION





Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

PRODUCT LIST

Table 1. Product Name List

Product Name ⁽¹⁾	Over- Charge Detection Voltage (V _{CU})	Over- Charge Release Voltage (V _{CL})	Over- Discharge Detection Voltage (V _{DL})	Over- Discharge Release Voltage (V _{DU})	Over- Current Detection Voltage 1 (V _{DIOV1})	Discharge Over- Current Detection Voltage 2 (V _{DIOV2})	Load Short- Circuiting Detection Voltage (V _{SHORT})	Charge Over- Current Detection Voltage (V _{CIOV})	OV Battery Charge Inhibition Threshold (V _{OINH})	Delay Time Combination ⁽²⁾
SGM41012AA	4.605V	4.455V	2.450V	2.700V	8mV	12mV	20mV	-13mV	0V	(9)
SGM41012AB	4.655V	4.455V	2.350V	2.650V	8mV	12mV	20mV	-13mV	0V	(9)
SGM41012AC	4.500V	4.300V	2.500V	2.800V	5.6mV	8.5mV	22.5mV	-11.3mV	0V	(1)
SGM41012AD	4.545V	4.345V	2.500V	2.800V	5.6mV	8.5mV	22.5mV	-11.3mV	0V	(1)
SGM41012AE	4.595V	4.395V	2.500V	2.800V	10.5mV	15mV	22.5mV	-18mV	0V	(4)
SGM41012AF	4.615V	4.415V	2.350V	2.650V	10.5mV	15mV	22.5mV	-18mV	0V	(5)
SGM41012AG	4.475V	4.275V	2.500V	2.800V	15mV	19mV	40mV	-11.3mV	0V	(9)
SGM41012AH	4.495V	4.295V	2.350V	2.650V	15mV	19mV	40mV	-11.3mV	0V	(5)
SGM41012AJ	4.495V	4.295V	2.500V	2.800V	14mV	18mV	40mV	-15mV	0V	(9)
SGM41012AK	4.580V	4.380V	2.600V	2.900V	7mV	11mV	22mV	-15mV	0V	(6)
SGM41012AL	4.600V	4.400V	2.350V	2.600V	7mV	11mV	22mV	-18mV	0V	(7)
SGM41012AM	4.590V	4.390V	2.500V	2.800V	10.5mV	15mV	22.5mV	-18mV	0V	(8)
SGM41012AN	4.610V	4.410V	2.350V	2.600V	10.5mV	15mV	26.25mV	-18mV	0V	(9)
SGM41012AP	4.475V	4.325V	2.500V	2.800V	16mV	20mV	40mV	-16mV	0V	(2)
SGM41012AR	4.475V	4.275V	2.500V	2.800V	16mV	20mV	40mV	-16mV	0V	(9)
SGM41012AS	4.520V	4.370V	2.350V	2.600V	7mV	14mV	28mV	-14mV	0V	(1)
SGM41012AT	4.555V	4.405V	2.600V	2.850V	7mV	11mV	22mV	-13mV	0V	(3)
SGM41012AU	4.595V	4.445V	2.350V	2.650V	11.5mV	15mV	22.5mV	-18mV	0V	(7)
SGM41012AX	4.555V	4.355V	2.600V	2.900V	7mV	11mV	22mV	-13mV	0V	(3)

NOTES:

- 1. The product name is in range of SGM41012AA to SGM41012ZZ. For products other than the above, please contact our sales representatives.
- 2. Please refer to the Table 2 for details of the delay time combinations.

PRODUCT LIST (continued)

Table 2. Delay Time Combination

Delay Time Combination ⁽³⁾	Over-Charge Detection Delay Time (t _{cu})	Over-Discharge Detection Delay Time (t _{DL})	Discharge Over-Current Detection Delay Time 1 (t _{DIOV1})	Discharge Over-Current Detection Delay Time 2 (t _{DIOV2})	Load Short- Circuiting Detection Delay Time (t _{SHORT})	Charge Over-Current Detection Delay Time (t _{ClOV})
(1)	512ms	60ms	2048ms	20ms	280µs	36ms
(2)	1024ms	60ms	4096ms	20ms	280µs	68ms
(3)	1024ms	60ms	4096ms	20ms	280µs	20ms
(4)	1024ms	60ms	2048ms	20ms	280µs	20ms
(5)	1024ms	128ms	1024ms	20ms	280µs	20ms
(6)	1024ms	60ms	4096ms	20ms	280µs	20ms
(7)	512ms	128ms	4096ms	20ms	280µs	36ms
(8)	512ms	60ms	4096ms	36ms	280µs	36ms
(9)	1024ms	60ms	4096ms	20ms	280µs	36ms

NOTE:

3. The delay times can be changed within the range shown in Table 3. Please contact our sales representatives for more information

Table 3. Delay Time Options

able 3. Delay Time Options									
Delay Time	Symbol		Selection Range			Remark			
Over-Charge Detection Delay Time	t _{CU}	512ms	1024ms			Select a value from the left.			
Over-Discharge Detection Delay Time	t _{DL}	60ms	128ms			Select a value from the left.			
Discharge Over-Current Detection Delay Time 1	t _{DIOV1}	512ms	1024ms	2048ms	4096ms	Select a value from the left.			
Discharge Over-Current Detection Delay Time 2	t _{DIOV2}	20ms	36ms			Select a value from the left.			
Load Short-Circuiting Detection Delay Time	t _{short}	280µs	560µs			Select a value from the left.			
Charge Over-Current Detection Delay Time	t _{CIOV}	20ms	36ms	68ms		Select a value from the left.			

ABSOLUTE MAXIMUM RATINGS

Input Voltage Range between VDD Pin and VSS Pin, V_{DS}
CS Pin Input Voltage Range, V _{CS} V _{SS} - 0.3V to V _{SS} + 5V
VM Pin Input Voltage Range, V _{VM}
V _{DD} - 28V to V _{DD} + 0.3V
DO Pin Output Voltage Range, V _{DO}
V_{SS} - 0.3V to V_{DD} + 0.3V
CO Pin Output Voltage Range, V _{CO}
V _{DD} - 28V to V _{DD} + 0.3V
Package Thermal Resistance
UTDFN-1.4×1.8-6L, θ _{JA} 135.5°C/W
UTDFN-1.4×1.8-6L, θ _{JB}
UTDFN-1.4×1.8-6L, $\theta_{\text{JC (TOP)}}$
UTDFN-1.4×1.8-6L, θ _{JC (BOT)}
XTDFN-1.4×1.4-6L, θ _{JA} 138.2°C/W
XTDFN-1.4×1.4-6L, θ _{JB} 74.6°C/W
XTDFN-1.4×1.4-6L, θ _{JC (TOP)}
XTDFN-1.4×1.4-6L, θ _{JC (BOT)} 77.7°C/W
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility (1)(2)
HBM±5000V
CDM±1000V

NOTES:

- 1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
- 2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range	.0V to 6V
Operating Temperature Range40°C	to +85°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS



PIN DESCRIPTION

Р	IN				
UTDFN- 1.4×1.8-6L	XTDFN- 1.4×1.4-6L	NAME	TYPE	FUNCTION	
1	4	VM	1	External Negative Voltage Input Pin.	
2	5	СО	0	Charge Control FET Gate Connection Pin (CMOS Output).	
3	6	DO	0	Discharge Control FET Gate Connection Pin (CMOS Output).	
4	1	VSS	1	Negative Power Supply Input Pin.	
5	2	VDD	1	Positive Power Supply Input Pin.	
6	3	cs	I	Over-Current Detection Input Pin.	
Exposed Pad	Exposed Pad	EP	_	Exposed Pad. It is recommended to leave this pin floating.	

NOTE: I = input, O = output.

ELECTRICAL CHARACTERISTICS

 $(T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are measured at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Detection Voltage							
			T _J = +25°C	V _{CU} - 0.015		V _{CU} + 0.015	
Over-Charge Detection Voltage (1)	V _{CU}	Test circuit 1, see Figure 3	$T_{J} = -25^{\circ}C \text{ to } +70^{\circ}C$	V _{CU} - 0.028	V_{CU}	V _{CU} + 0.020	V
		see rigule 3	$T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	V _{CU} - 0.040		V _{CU} + 0.025	
		V _{CL} ≠ V _{CU} ,	T _J = +25°C	V _{CL} - 0.040		V _{CL} + 0.040	
Over-Charge Release Voltage (1)	V _{CL}	test circuit 1,	$T_{J} = -25^{\circ}C \text{ to } +70^{\circ}C$	V _{CL} - 0.050	V_{CL}	V _{CL} + 0.050	V
		see Figure 3	$T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	V _{CL} - 0.055		V _{CL} + 0.055	
0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.,	150mV option	1		150		.,
Over-Charge Hysteresis Voltage	V _{OCHYS}	200mV option			200		mV
			T _J = +25°C	V _{DL} - 0.035		V _{DL} + 0.035	
Over-Discharge Detection Voltage (1)	V_{DL}	Test circuit 2, see Figure 4	T _J = -25°C to +70°C	V _{DL} - 0.040	V_{DL}	V _{DL} + 0.040	V
		See Figure 4	$T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	V _{DL} - 0.045		V _{DL} + 0.045	
			T _J = +25°C	V _{DU} - 0.035		V _{DU} + 0.035	
Over-Discharge Release Voltage (1)	V_{DU}	Test circuit 2, see Figure 4	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$	V _{DU} - 0.050	V_{DU}	V _{DU} + 0.050	V
		Joe Figure 4	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{DU} - 0.060	1	V _{DU} + 0.060	
Over-Discharge Hysteresis		250mV option			250		m\/
Voltage	V _{ODHYS}	300mV option			300		mV
Discharge Over-Current Detection Voltage 1 ⁽¹⁾	V _{DIOV1}		T _J = +25°C	V _{DIOV1} - 0.75		V _{DIOV1} + 0.75	
		Test circuit 5, see Figure 7	T _J = -25°C to +70°C	V _{DIOV1} - 1.25	V _{DIOV1}	V _{DIOV1} + 1.25	mV
			$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{DIOV1} - 1.25		V _{DIOV1} + 1.25	
	V_{DIOV2}	Test circuit 2, see Figure 4	T _J = +25°C	V _{DIOV2} - 2.0	V _{DIOV2}	V _{DIOV2} + 2.0	mV
Discharge Over-Current Detection Voltage 2 (1)			$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$	V _{DIOV2} - 2.2		V _{DIOV2} + 2.2	
1 5 1 to 1		gara .	$T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	V _{DIOV2} - 2.2		V _{DIOV2} + 2.2	
Load Short-Circuiting Detection Voltage	V _{SHORT}	Test circuit 2, see	Figure 4	V _{SHORT} - 4	V _{SHORT}	V _{SHORT} + 4	mV
Load Short-Circuiting Detection Voltage 2	V _{SHORT2}	Test circuit 2, see	Figure 4	V _{DD} - 1.2	V _{DD} - 0.65	V _{DD} - 0.5	V
voltage 2			T _J = +25°C	V _{CIOV} - 0.75		V _{CIOV} + 0.75	
Charge Over-Current Detection	V _{CIOV}	Test circuit 2,	T _J = -25°C to +70°C	V _{CIOV} - 1.25	V_{CIOV}	V _{CIOV} + 1.25	mV
Voltage (1)		see Figure 4	$T_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	V _{CIOV} - 1.25		V _{CIOV} + 1.25	1
Load Short-Circuiting 2 Release	V_{RIOV}	V _{DD} = 3.4V, test ci	ircuit 2, see Figure 4	V _{DD} - 2	V _{DD} - 1.5	V _{DD} - 1	V
Voltage 0V Battery Charge							
		0V battery	T _J = +25°C	1	1.33	1.65	
0V Battery Charge Starting	V _{0CHA}	charge enabled,	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$	0.7	1.33	1.75	V
Charger Voltage	VOOLA	test circuit 4, see Figure 6	$T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	0.6	1.33	1.9	1
Internal Resistance		3 -	13 10 0 10 100 0	0.0			1
		V _{DD} = 1.8V,	T _J = +25°C	800	1150	1500	
Resistance between VDD Pin and	R _{VMD}	$V_{VM} = 1V$,	$T_J = -25^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$	700	1150	1650	kΩ
VM Pin	· WIND	test circuit 3, see Figure 5	$T_1 = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	650	1150	1650	V77
		V _{DD} = 3.4V,	T ₁ = +25°C	8	12.5	17	
Resistance between VM Pin and	R _{VMS}	$V_{VM} = 1.0V,$	$T_J = -25^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$	7.5	12.5	18	kΩ
VSS Pin	TVMS	test circuit 3, see Figure 5	$T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	6.5	12.5		K73
		See Figure 5	1740 C 10 +65 C	0.5	14.0	20	

ELECTRICAL CHARACTERISTICS (continued)

 $(T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are measured at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONI	CONDITIONS		TYP	MAX	UNITS	
Input Voltage								
Operation Voltage between VDD Pin and VSS Pin	V _{DSOP1}			0		12	V	
Operation Voltage between VDD Pin and VM Pin	V _{DSOP2}			1.5		28	V	
Input Current								
		$V_{DD} = 3.4V,$	T _J = +25°C		2.1	2.6		
Current Consumption during Operation	I _{OPE}	$V_{VM} = 0V$, test circuit 3,	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$		2.1	4.0	μΑ	
Operation		see Figure 5	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$		2.1	5.0		
		$V_{DD} = V_{VM} = 1.9V,$	T _J = +25°C		0.35	0.5		
Current Consumption during Over-Discharge	I _{OPED}	test circuit 3,	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$		0.35	0.7	μA	
Over-bischarge		see Figure 5	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$		0.35	1		
Output Resistance	•	1	•			•		
			T _J = +25°C	5.0	7.3	10.0		
CO Pin Resistance "H"	R _{COH}	Test circuit 4, see Figure 6	T _J = -25°C to +70°C	4.5	7.3	11.0	kΩ	
		see Figure 0	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	4.0	7.3	12.0		
CO Pin Resistance "L"		Test circuit 4, see Figure 6	T _J = +25°C	2.5	3.6	4.5	kΩ	
	R _{COL}		$T_{J} = -25^{\circ}C \text{ to } +70^{\circ}C$	2.0	3.6	4.8		
			$T_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	1.8	3.6	5.0		
	R _{DOH}	Test circuit 4, see Figure 6	T _J = +25°C	5.5	7.7	10.5		
DO Pin Resistance "H"			$T_{J} = -25^{\circ}C \text{ to } +70^{\circ}C$	5.0	7.7	11.5	kΩ	
			$T_{J} = -40^{\circ}C \text{ to } +85^{\circ}C$	4.5	7.7	12.5		
			T _J = +25°C	2.0	3.4	5.4	kΩ	
DO Pin Resistance "L"	R _{DOL}	Test circuit 4, see Figure 6	T _J = -25°C to +70°C	1.4	3.4	6.5		
		see Figure 0	$T_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	1.0	3.4	7.0	-	
Delay Time (1)	l	1	1			•		
			T _J = +25°C	t _{CU} × 0.75		t _{CU} × 1.43		
Over-Charge Detection Delay Time	t _{CU}	Test circuit 5, see Figure 7	$T_{J} = -25^{\circ}C \text{ to } +70^{\circ}C$	t _{CU} × 0.61	t_{CU}	t _{CU} × 1.55	ms	
Time		see rigule /	T _J = -40°C to +85°C	t _{CU} × 0.53		t _{CU} × 1.63		
			T _J = +25°C	t _{DL} × 0.60		t _{DL} × 1.44		
Over-Discharge Detection Delay	t _{DL}	Test circuit 5, see Figure 7	T _J = -25°C to +70°C	t _{DL} × 0.49	t_{DL}	t _{DL} × 1.56	ms	
Time		see rigule /	T _J = -40°C to +85°C	t _{DL} × 0.42		t _{DL} × 1.64		
			T _J = +25°C	t _{DIOV1} × 0.75		t _{DIOV1} × 1.65		
Discharge Over-Current Detection Delay Time 1	t _{DIOV1}	Test circuit 5, see Figure 7	T _J = -25°C to +70°C	t _{DIOV1} × 0.61	t_{DIOV1}	t _{DIOV1} × 1.79	ms	
Doiay fillio f		1 iguic /	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	t _{DIOV1} × 0.53		t _{DIOV1} × 1.88		
			T _J = +25°C	t _{DIOV2} × 0.60		t _{DIOV2} × 1.33	ms	
Discharge Over-Current Detection Delay Time 2	t _{DIOV2}	Test circuit 5, see Figure 7	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$	t _{DIOV2} × 0.49	t_{DIOV2}	t _{DIOV2} × 1.43		
Doidy Timo 2		Jood Figure 1	T _J = -40°C to +85°C	t _{DIOV2} × 0.42	-	t _{DIOV2} × 1.51		

ELECTRICAL CHARACTERISTICS (continued)


 $(T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are measured at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Delay Time							
			T _J = +25°C	$t_{\text{SHORT}} \times 0.75$		t _{SHORT} × 1.20	
Load Short-Circuiting Detection Delay Time	t _{SHORT}	Test circuit 5, see Figure 7	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$	$t_{SHORT} \times 0.61$	t_{SHORT}	t _{SHORT} × 1.30	μs
] · · · · · · · · · · · · · · · ·	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	$t_{\text{SHORT}} \times 0.53$		t _{SHORT} × 1.37	
			T _J = +25°C	$t_{CIOV} \times 0.60$		t _{CIOV} × 1.33	
Charge Over-Current Detection Delay Time t _{Cl}	t _{CIOV}	Test circuit 5, see Figure 7	$T_J = -25^{\circ}C \text{ to } +70^{\circ}C$	$t_{CIOV} \times 0.49$	t_{CIOV}	t _{CIOV} × 1.43	ms
			$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	$t_{CIOV} \times 0.42$		t _{CIOV} × 1.51	

NOTE:


1. The best estimate from product characterization, guaranteed by correlated test in production.


TYPICAL PERFORMANCE CHARACTERISTICS







Current Consumption during Over-Discharge (I_{OPED}) vs. Temperature














TYPICAL PERFORMANCE CHARACTERISTICS (continued)















Discharge Over-Current Detection Voltage 2 (V_{DIOV2}) vs. Temperature








TYPICAL PERFORMANCE CHARACTERISTICS (continued)
















TYPICAL PERFORMANCE CHARACTERISTICS (continued)





FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

TEST CIRCUITS




Figure 3. Test Circuit 1




Figure 4. Test Circuit 2




Figure 5. Test Circuit 3




Figure 6. Test Circuit 4




Figure 7. Test Circuit 5

TEST CIRCUITS (continued)

Note that unless otherwise specified, the CO pin output logic level respects to V_{VM} and the DO pin level respects to V_{SS} . And the output voltage levels "H" and "L" at both CO and DO pins are judged by the threshold voltage (typical 1.0V) of the N-FET.

Over-Charge Detection Voltage & Release Voltage (Test Circuit 1)

 V_{CU} : Over-charge detection voltage, it is defined as the V1 voltage at which V_{CO} goes from "H" to "L" when gradually increasing V1 voltage after setting V1 = 3.4V.

 V_{CL} : Over-charge release voltage, it is defined as the V1 voltage at which V_{CO} goes from "L" to "H" when gradually decreasing the V1 voltage.

V_{OCHYS}: Over-charge hysteresis voltage, it is defined as V_{CU} - V_{CL}.

Over-Discharge Detection Voltage & Release Voltage (Test Circuit 2)

 V_{DL} : Over-discharge detection voltage, it is defined as the V1 voltage at which V_{DO} goes from "H" to "L" when gradually decreasing V1 voltage after setting V1 = 3.4V, V2 = V5 = 0V.

 V_{DU} : Over-discharge release voltage, it is defined as the V1 voltage at which V_{DO} goes from "L" to "H" when setting V2 = 0.01V, V5 = 0V and gradually increasing the V1 voltage.

 $V_{\text{ODHYS}}\!\!:$ Over-discharge hysteresis voltage, it is defined as V_{DU} - $V_{\text{DL}}\!\!:$

Discharge Over-Current Detection Voltage 1 (Test Circuit 5)

 V_{DIOV1} : Discharge over-current detection voltage 1, it is defined as the V5 voltage at which V_{DO} goes from "H" to "L" with a delay time t_{DIOV1} when increasing the V5 voltage after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V.

Discharge Over-Current Detection Voltage 2 (Test Circuit 5)

 V_{DIOV2} : Discharge over-current detection voltage 2, it is defined as the V5 voltage at which V_{DO} goes from "H" to "L" with a delay time t_{DIOV2} when increasing the V5 voltage after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V.

Load Short-Circuiting Detection Voltage (Test Circuit 2)

 V_{SHORT} : Load short-circuiting detection voltage, it is defined as the V5 voltage at which V_{DO} changing from "H" to "L" with a delay time t_{SHORT} when the V5 voltage increasing after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V.

Load Short-Circuiting Detection Voltage 2 & Release Voltage (Test Circuit 2)

 V_{SHORT2} : Load short-circuiting detection voltage 2, it is defined as the V2 voltage at which V_{DO} changing from "H" to "L" with a

delay time t_{SHORT} when the V2 voltage increasing after setting V1 = 3.4V. V2 = V5 = 0V.

 V_{RIOV} : Discharge over-current release voltage, it is defined as the V2 voltage at which V_{DO} goes from "L" to "H" when setting V2 = 3.4V, V5 = 0V and then gradually decreasing the V2 voltage.

 V_{DO} changes to "H" after the V2 voltage falls lower than V_{RIOV} for 1ms (typical), and it maintains "H" during load short-circuiting detection delay time (t_{SHORT}).

Charge Over-Current Detection Voltage (Test Circuit 2)

 V_{CIOV} : Charge over-current detection voltage, it is defined as the V5 voltage at which V_{CO} changing from "H" to "L" with a charge over-current detection delay time (t_{CIOV}) when the V5 voltage decreasing after setting V1 = 3.4V, V2 = V5 = 0V.

Current Consumption (Test Circuit 3)

 I_{OPE} : Current consumption during operation, it is defined as the current that flows through the VDD pin (I_{DD}) under conditions of V1 = 3.4V, V2 = V5 = 0V during operation.

 I_{OPED} : Current consumption during over-discharge, it is defined as I_{DD} under conditions of V1 = V2 = 1.5V, V5 = 0V during over-discharge.

Resistance between VDD Pin and VM Pin (Test Circuit 3)

 R_{VMD} : Resistance between VDD pin and VM pin, it is tested under conditions of V1 = 1.8V, V2 = 1V, V5 = 0V.

Resistance between VM Pin and VSS Pin (Test Circuit 3)

 R_{VMS} : Resistance between VM pin and VSS pin, it is tested under conditions of V1 = 3.4V, V2 = 3V, V5 = 0V.

CO & DO Pin Resistance "H" & "L" (Test Circuit 4)

 R_{COH} : CO pin resistance "H", it is defined as the resistance between the VDD pin and CO pin under conditions of V1 = 3.4V, V2 = V5 = 0V, V3 = 3.0V.

 R_{COL} : CO pin resistance "L", it is defined as the resistance between the VM pin and CO pin under conditions of V1 = 4.7V, V2 = V5 = 0V, V3 = 0.4V.

 R_{DOH} : DO pin resistance "H", it is defined as the resistance between the VDD pin and DO pin under conditions of V1 = 3.4V, V2 = V5 = 0V, V4 = 3.0V.

 R_{DOL} : DO pin resistance "L", it is defined as the resistance between the VSS pin and DO pin under conditions of V1 = 1.8V, V2 = V5 = 0V, V4 = 0.4V.

TEST CIRCUITS (continued)

Over-Charge & Over-Discharge Detection Delay Time (Test Circuit 5)

 t_{CU} : Over-charge detection delay time, it is defined as the interval time from V1 voltage exceeds V_{CU} until V_{CO} goes to "L", after setting V1 = 3.4V, V2 = V5 = 0V and increasing V1 voltage.

 t_{DL} : Over-discharge detection delay time, it is defined as the interval time from V1 voltage falls below V_{DL} until V_{DO} goes to "L", after setting V1 = 3.4V, V2 = V5 = 0V and decreasing V1 voltage.

Discharge Over-Current Detection Delay Time 1 & 2 (Test Circuit 5)

 t_{DIOV1} : Discharge over-current detection delay time 1, it is defined as the interval time from V5 voltage exceeds V_{DIOV1} until V_{DO} goes to "L", after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V and increasing V5 voltage.

 t_{DIOV2} : Discharge over-current detection delay time 2, it is defined as the interval time from V5 voltage exceeds V_{DIOV2} until V_{DO} goes to "L", after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V and increasing V5 voltage.

Load Short-Circuiting Detection Delay Time (Test Circuit 5)

 t_{SHORT} : Load short-circuiting detection delay time, it is defined as the interval time from V5 voltage exceeds V_{SHORT} until V_{DO} goes to "L", after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V and increasing V5 voltage.

Charge Over-Current Detection Delay Time (Test Circuit 5)

 t_{CIOV} : Charge over-current detection delay time, it is defined as the interval time from V5 voltage falls below V_{CIOV} until V_{CO} goes to "L", after setting V1 = 3.4V, V2 = 1.4V, V5 = 0V and decreasing V5 voltage.

0V Battery Charge Starting Charger Voltage (**0V Battery Charge Enabled Option**) (Test Circuit 4)

 V_{0CHA} : 0V battery charge starting charger voltage, it is defined as the absolute V2 voltage value at which the current flowing through the CO pin (I_{CO}) exceeds 1.0µA when gradually decreasing V2 voltage after setting V1 = V5 = 0V, V2 = V3 = -0.5V.

0V Battery Charge Inhibition Battery Voltage (**0V Battery Charge Inhibited Option**) (Test Circuit 2)

 V_{0INH} : 0V battery charge inhibition battery voltage, it is defined as the V1 voltage at which V_{CO} goes to "L" ($V_{CO} = V_{VM}$) when gradually decreasing V1 voltage after setting V1 = 2.5V, V2 = -2.0V, V5 = 0V.

DETAILED DESCRIPTION

Operation

Normal Status

The SGM41012 monitors the battery voltage between VDD and VSS pins, and the voltage between CS and VSS pins to control charging and discharging.

When the battery voltage is between V_{DL} (over-discharge detection voltage) and V_{CU} (over-charge detection voltage), and the CS pin voltage is between V_{CIOV} (charge over-current detection voltage) and V_{DIOV1} (discharge over-current detection voltage 1), the SGM41012 turns both the charge and discharge control FETs on. This status is defined as normal status.

During normal status, charging and discharging can be freely, the R_{VMD} (resistance between VDD pin and VM pin) and R_{VMS} (resistance between VM pin and VSS pin) are not connected.

Over-Charge Status

$V_{CL} \neq V_{CU}$

In normal status, if the battery voltage rises higher than V_{CU} during charging and it lasts for t_{CU} (over-charge detection delay time) or longer, the SGM41012 will turn the charge control FET off to stop charging. This status is defined as over-charge status, and this status can be released in the following two cases:

- 1. When V_{VM} < 0.35V (TYP), the SGM41012 releases the over-charge status when the battery voltage falls below V_{CL} (over-charge release voltage).
- 2. When $V_{VM} \ge 0.35V$ (TYP), the SGM41012 releases the over-charge status when the battery voltage falls below V_{CU} (over-charge detection voltage).

During over-charge status, the VM pin voltage rises due to the charge control FET's parasitic diode once a load is connected to start discharge. If $V_{VM} \geq 0.35V$ (TYP), the SGM41012 releases the over-charge status when the battery voltage $\leq V_{CU}$.

Over-Discharge Status

When the battery voltage falls below V_{DL} during discharging in the normal status and the condition continues for the over-discharge detection delay time (t_{DL}) or longer, the SGM41012 turns the discharge control FET off to stop discharging and goes to the over-discharge status. This status is defined as over-discharge status.

Under the over-discharge status, VDD pin and VM pin are shorted by R_{VMD} in the SGM41012. The VM pin voltage is pulled up by R_{VMD} .

The SGM41012 releases the over-discharge status when the battery voltage reaches V_{DU} or higher even if the battery is not connected to a charger.

When connecting a charger in the over-discharge status, the battery voltage reaches V_{DL} or higher and the SGM41012 releases the over-discharge status if the VM pin voltage is below 0V (TYP).

R_{VMS} is disconnected during the over-discharge status.

Discharge Over-Current Status (Discharge Over-Current 1, Discharge Over-Current 2, Load Short-Circuiting, Load Short-Circuiting 2)

Discharge Over-Current 1, Discharge Over-Current 2, Load Short-Circuiting

When the battery is in a normal status, the CS pin voltage is $\geq V_{\text{DIOV}}$ because the discharge current is equal to or higher than the specified value, and the continuous discharge over-current detection delay time (t_{DIOV}) or longer in this status, the discharge control FET is turned off and the discharging is stopped. This status is defined as the discharge over-current status.

Under the discharge over-current status, VM pin and VSS pin are shorted by R_{VMS} in the SGM41012. However, as long as the load is connected, the VM pin voltage is the VDD pin voltage. When the load is disconnected, the VM pin voltage is equal to the VSS pin voltage.

When the VM pin voltage returns to V_{RIOV} or lower, the SGM41012 releases the discharge over-current status.

R_{VMD} is disconnected during the discharge over-current status.

Load Short-Circuiting 2

When the battery is in a normal status, a load causing discharge over-current is connected, and the VM pin voltage is equal to or higher than the load short-circuiting detection voltage 2 (V_{SHORT2}), and the continuous load short-circuiting detection delay time (t_{SHORT}) or longer in this status, the discharge control FET is turned off and discharging is stopped. This status is defined as the load short-circuiting status 2.

Under the load short-circuiting status 2, VM pin and VSS pin are shorted by R_{VMS} in the SGM41012. However, as long as the load is connected, the VM pin voltage is the VDD pin voltage. When the load is disconnected, the VM pin voltage is equal to the VSS pin voltage.

When the VM pin voltage returns to V_{RIOV} or lower, the SGM41012 releases the load short-circuiting status 2.

 R_{VMD} is disconnected during the load short-circuiting status 2.



Charge Over-Current Status

When the battery is in a normal status, the CS pin voltage is \leq V_{CIOV} because the charge current is equal to or higher than the specified value, and the continuous charge over-current detection delay time (t_{CIOV}) or longer in this status, the charge control FET is turned off and charging is stopped. This status is defined as the charge over-current status.

The SGM41012 releases the charge over-current status when the discharge current flows and the VM pin voltage is 0.35V (TYP) or higher by removing the charger.

There is no charge over-current protection function during the over-discharge status.

0V Battery Charge Enabled

The 0V charging function allows the charger to charge a battery with a voltage of 0V due to self-discharge. Connect a charger between PCK+ and PCK- pins, the charger voltage reaches 0V battery charge starting charger voltage ($V_{\rm 0CHG}$) or higher, the gate of the charge control FET is connected to the VDD pin voltage.

The external charger makes the voltage between the gate and source of the charge control FET is equal to or higher than the threshold voltage, the charge control FET begins charging at the same time, the discharge control FET is turned off, and the charging current flows through the parasitic diode of the discharge control FET. If the battery voltage is equal to or higher than V_{DL} , the SGM41012 goes back to the normal status.

Caution: 1. Some battery suppliers do not recommend charging a fully self-discharged Li-Ion rechargeable battery. Please check with your battery supplier to determine whether 0V battery charging is enabled or inhibited.


2. The 0V battery charge priority is higher than the charge over-current detection function. Therefore, a product that enables the use of the 0V battery charge is forced to charge a battery, and when the battery voltage is lower than V_{DL} , the charge over-current cannot be detected.

0V Battery Charge Inhibited

This function inhibits charging when connected to an internal short-circuited battery (0V battery). The battery voltage is equal to or lower than the 0V battery charge inhibition battery voltage (V_{OINH}), the gate of the charge control FET is connected to the PCK- pin voltage to inhibit charging. Charging starts when the battery voltage reaches V_{OINH} or higher.

Timing Charts

Over-Charge Detection, Over-Discharge Detection




NOTE: Assume that the charger charges at constant current.

Figure 8. Over-Charge Detection, Over-Discharge Detection




Discharge Over-Current Detection



NOTE: Assume that the charger charges at constant current.

Figure 9. Discharge Over-Current Detection

Charge Over-Current Detection



NOTE: Assume that the charger charges at constant current.

Figure 10. Charge Over-Current Detection

Battery Protection IC Connection Example




Figure 11. Battery Protection IC Connection Example

Table 4. External Components Constants (3) (4)

PARAMETER	SYMBOL	FUNCTION	MIN	TYP	MAX
	R1	ESD Protection, for Power Fluctuation	270Ω	330Ω	1.2kΩ ⁽¹⁾
Resistor	R2	ESD Protection, Protection for Reverse Connection of a Charger	270Ω	470Ω	1.5kΩ
	R3	Over-Current Detection		0.75mΩ	
Capacitor	C1	For Power Fluctuation	0.068µF	0.1µF	2.2µF
N-Channel	FET1	Discharge Control Threshold Voltage ≤ Over-Discharge Detection Voltage (2)			
MOSFET	FET2	Charge Control Threshold Voltage ≤ Over-Discharge Detection Voltage (2)			

NOTES:

- 1. The over-charge detection voltage accuracy is guaranteed by R1 = 330Ω. Setting the resistance to the other values will reduce the accuracy.
- 2. When using a FET with a threshold voltage equal to or higher than the over-discharge detection voltage, the discharging can be stopped before the over-discharge is detected.
- 3. The parameters are subject to change without notice.
- 4. The circuits other than the connection example have not been confirmed to operate properly, and the connection examples and constants are not guaranteed to function properly. The parameters are set based on a comprehensive evaluation of the actual application.

Precautions


- The application conditions (including the input voltage, output voltage, and load current) cannot exceed the power dissipation.
- · Avoid applying an electrostatic discharge to the IC that goes beyond the rated performance of the integrated electrostatic protection circuit.
- Disclaim any dispute arising out of or in connection with the infringement of third party patents by products including this IC.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Page


PACKAGE OUTLINE DIMENSIONS UTDFN-1.4×1.8-6L




Cumbal	Dimensions In Millimeters					
Symbol	MIN	NOM	MAX			
А	0.500	0.550	0.600			
A1	0.000	-	0.050			
A2	0.152 REF					
b	0.150	0.200	0.250			
D	1.300	1.400	1.500			
D1	1.000	1.100	1.200			
Е	1.700	1.800	1.900			
E1	0.550	0.650	0.750			
е	0.500 BSC					
k	0.375 REF					
L	0.150	0.200 0.250				
eee	-	0.050	-			


NOTE: This drawing is subject to change without notice.


PACKAGE OUTLINE DIMENSIONS XTDFN-1.4×1.4-6L











SIDE VIEW

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters					
	MIN	NOM	MAX			
А	0.320	0.370	0.400			
A1	0.000	-	0.050			
A2	0.102 REF					
b	0.150	0.200 0.250				
D	1.300	1.400	1.500			
D1	1.050	1.100	1.150			
E	1.300	1.400	1.500			
E1	0.100	0.150 0.200				
е	0.500 BSC					
k	0.225 REF					
L	0.300	0.350	0.400			
L1	0.050 REF					
eee	- 0.050 -					

NOTE: This drawing is subject to change without notice.




TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
UTDFN-1.4×1.8-6L	7"	9.5	1.60	2.00	0.85	4.0	4.0	2.0	8.0	Q2
XTDFN-1.4×1.4-6L	7"	9.5	1.56	1.56	0.50	4.0	4.0	2.0	8.0	Q2

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18